Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Science Tokyo
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
準同期方式におけるリタイミングを用いた回路修正手法
English:
Circuit Modification Method of Semi-Synchronous Circuits with Retiming
Author
Japanese:
上林英悟,
小平行秀
,
高橋篤司
.
English:
Eigo Kamibayashi,
Yukihide Kohira
,
Atsushi Takahashi
.
Language
Japanese
Journal/Book name
Japanese:
電子情報通信学会技術研究報告 (VLD2004-146)
English:
IEICE Technical Report (VLD2004-146)
Volume, Number, Page
Vol. 104 No. 709 pp. 55-60
Published date
Mar. 2005
Publisher
Japanese:
English:
Conference name
Japanese:
VLSI設計技術研究会
English:
Technical Committee on VLSI Design Technologies
Conference site
Japanese:
English:
©2007
Institute of Science Tokyo All rights reserved.