Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Tokyo Tech
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
準同期式回路の高速化のための修正コストを考慮したクロックスケジューリング
English:
Clock Scheduling with Consideration of Modification Cost in Semi-Synchronous Circuit
Author
Japanese:
依田友幸, 佐々木哲雄,
高橋篤司
.
English:
Tomoyuki Yoda, Tetsuo Sasaki,
Atsushi Takahashi
.
Language
Japanese
Journal/Book name
Japanese:
電子情報通信学会技術研究報告 (VLD99-36)
English:
IEICE Technical Report (VLD99-36)
Volume, Number, Page
Vol. 99 No. 108 pp. 45-52
Published date
June 11, 1999
Publisher
Japanese:
English:
Conference name
Japanese:
VLSI設計技術研究会
English:
Technical Committee on VLSI Design Technologies
Conference site
Japanese:
English:
©2007
Tokyo Institute of Technology All rights reserved.