Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Tokyo Tech
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
耐遅延変動クロックスケジュールの提案
English:
Delay Variation Tolerant Clock Scheduling for Semi-Synchronous Circuits
Author
Japanese:
松村秀敏,
高橋篤司
.
English:
Hidetoshi Matsumura,
Atsushi Takahashi
.
Language
Japanese
Journal/Book name
Japanese:
電子情報通信学会技術研究報告 (VLD2001-121)
English:
IEICE Technical Report (VLD2001-121)
Volume, Number, Page
Vol. 101 No. 468 pp. 57-62
Published date
Nov. 23, 2001
Publisher
Japanese:
English:
Conference name
Japanese:
VLSI設計技術研究会
English:
Technical Committee on VLSI Design Technologies
Conference site
Japanese:
English:
©2007
Tokyo Institute of Technology All rights reserved.