Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Science Tokyo
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
FPGA上に実現した可変レイテンシ技術を用いた乗算器の性能検証
English:
The Evaluation of Performance of Multiplier with Variable-Latency Technology on FPGA
Author
Japanese:
大月郷史
,
高橋篤司
.
English:
Satosi Otsuki
,
Atsushi Takahashi
.
Language
Japanese
Journal/Book name
Japanese:
DAシンポジウム2013 論文集,情報処理学会シンポジウムシリーズ
English:
Proc. DA Symposium 2013, IPSJ Symposium Series
Volume, Number, Page
Vol. 2013 No. 3 pp. 157-162
Published date
Aug. 22, 2013
Publisher
Japanese:
English:
Conference name
Japanese:
English:
Conference site
Japanese:
English:
©2007
Institute of Science Tokyo All rights reserved.