"河野祐貴,高島康裕,高橋篤司","最小総変位配置実現問題に対し効率的な位相変更手法CRP法の提案","VLSI設計技術研究会","電子情報通信学会技術研究報告 (VLD2010-138)",,"Vol. 110","No. 432","pp. 129-134",2011,Mar.
"河野祐貴,高島康裕,高橋篤司","総変位最小配置のための高速位相変更手法","VLSI設計技術研究会","電子情報通信学会技術研究報告 (VLD2010-51)",,"Vol. 110","No. 210","pp. 55-60",2010,Sept.
"河野祐貴,高島康裕,高橋篤司","最小総変位配置実現問題における高速最適化手法","VLSI設計技術研究会","電子情報通信学会技術研究報告 (VLD2008-138)",,"Vol. 108","No. 487","pp. 65-70",2009,Mar.
"Masato Inagi,Yasuhiro Takashima,Yuichi Nakamura,Atsushi Takahashi","Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems",,"IEICE Trans. Fundamentals",,"Vol. E91-A","No. 12","pp. 3539-3547",2008,Dec.
"Masato Inagi,Yasuhiro Takashima,Yuichi Nakamura,Atsushi Takahashi","ILP-Based Optimization of Time-Multiplexed I/O Assignment for Multi-FPGA Systems",,"Proc. the 2008 IEEE International Symposium on Circuits and Systems (ISCAS 2008)",,,,"pp. 1800-1803",2008,May
"Yasuhiro Takashima,Atsushi Takahashi,Yoji Kajitani","Assignment of Intervals to Parallel Tracks with Minimum Total Cross-Talk",,"IEICE Trans. Fundamentals",,"Vol. E81-A","No. 9","pp. 1909-1915",1998,Sept.
"Yasuhiro Takashima,Atsushi Takahashi,Yoji Kajitani","Routability of FPGAs with Extremal Switch-Block Structures",,"IEICE Trans. Fundamentals",,"Vol. E81-A","No. 5","pp. 850-856",1998,May
"高島康裕,高橋篤司,梶谷洋司","総隣接並走距離最小化問題",,"第10回 回路とシステム軽井沢ワークショップ 論文集",,,,"pp. 421-426",1997,Apr.
"Yasuhiro Takashima,Atsushi Takahashi,Yoji Kajitani","Detailed-Routability of FPGAs with Extremal Switch-Block Structures",,"Proc. the European Design & Test Conference 1996 (ED&TC)",,,,"pp. 160-164",1996,
"高島康裕,高橋篤司,梶谷洋司","配線可能性を保証するFPGAの解析と構成法",,"第8回 回路とシステム軽井沢ワークショップ 論文集",,,,"pp. 103-108",1995,Apr.
"高島康裕,高橋篤司,梶谷洋司","FPGAのスイッチブロックのアーキテクチャについての研究",,"DAシンポジウム'94, 情処シンポジウム論文集, 情報処理学会",,"Vol. 94","No. 5","pp. 165-170",1994,Aug.