|
新井宏之 研究業績一覧 (67件)
- 2024
- 2023
- 2022
- 2021
- 2020
- 全件表示
論文
-
Minseok Kim,
Takayuki Moteki,
Koichi Ichige,
Hiroyuki Arai.
Efficient Heterodyne Digital Receiver with Direct RF-to-Digital Conversion for Software Defined Radio,
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences,
IEICE,
Vol. E92-A,
No. 4,
pp. 1056-1062,
Apr. 2009.
-
Hirokazu Oba,
Minseok Kim,
Ryotaro Tamaki,
Hiroyuki Arai.
Adaptive Impedance Matching System using FPGA Processor for Efficient Control Algorithm,
IEICE Transactions on Electronics,
IEICE,
Vol. E91-C,
No. 8,
pp. 1348-1355,
Aug. 2008.
-
Minseok Kim,
Hiroyuki Arai.
Low-profile Loop-shaped Inverted-F Wire Antenna with Dualmode Operation,
IEEE Antennas and Wireless Propagation Letters,
Vol. 7,
pp. 62-65,
Apr. 2008.
-
Yoshiaki Yokoyama,
Minseok Kim,
Hiroyuki Arai.
Resource and Performance Evaluations of Fixed Point QRD-RLS Systolic Array through FPGA implementation,
IEICE Transactions on Communications,
IEICE,
Vol. E91-B,
No. 4,
pp. 1068-1075,
Apr. 2008.
-
Minseok Kim,
Tatsuo Fuji,
Takafumi Nakabayashi,
Hiroyuki Arai.
Digital-to-RF Upconversion Transmitter Using Harmonic Images of DAC Output,
IEICE Transactions on Communications,
IEICE,
Vol. E91-B,
No. 4,
pp. 1215-1218,
Apr. 2008.
-
中島 淳,
金ミンソク,
新井宏之.
RLSアルゴリズムを用いたMMSEアダプティブアレーアンテナのFPGA実装,
電子情報通信学会論文誌B,
電子情報通信学会,
Vol. J88-B,
No. 9,
pp. 1772-1779,
Sept. 2005.
-
Minseok Kim,
Aiko Kiyono,
Koichi Ichige,
Hiroyuki Arai.
Experimental Study of Jitter Effect on Digital Downconversion Receiver with Undersampling Scheme,
IEICE Transactions on Information and Systems,
IEICE,
Vol. E88-D,
No. 7,
pp. 1430-1436,
July 2005.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Implementation of FPGA based Fast Unitary MUSIC DOA Estimator,
IEICE Transactions on Electronics,
IEICE,
Vol. E87-C,
No. 9,
pp. 1485-1494,
Sept. 2004.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Design of Jacobi EVD processor based on CORDIC for DOA estimation with MUSIC algorithm,
IEICE Transactions on Communications,
IEICE,
Vol. E85-B,
No. 12,
pp. 2648-2655,
Dec. 2002.
-
M.Seki,
S.Maebara,
H.Fukuda,
Y.Ikeda,
T.Imai,
Jiro Hirokawa,
Hiroyuki Arai.
Developement of a Power Divider in the H Plane using Posts in a Rectangular Waveguide for the Next Generation Lower Hybrid Current Drive Antenna,
Fusion Eng. & Design,
Vol. 36,
No. 2,
pp. 281-288,
May 1997.
-
Seiji Hosono,
Jiro Hirokawa,
Makoto Ando,
Naohisa Goto,
Hiroyuki Arai.
A Rotating Mode Radial Line Slot Antenna Fed by a Cavity Resonator,
IEICE Trans. Commun.,
Vol. 78,
No. 3,
pp. 407-413,
Mar. 1995.
-
Jiro Hirokawa,
Hiroyuki Arai,
Naohisa Goto.
Cavity-backed Wide Slot Antenna,
The Institution of Electrical Engineers, Proceedings Part H,
Vol. 136,
No. 1,
pp. 29-33,
Feb. 1989.
著書
国際会議発表 (査読有り)
-
Choonghoon Bae,
Takayuki Moteki,
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Fast SPT-Term Allocation and Efficient FPGA Implementation of FIR Filters for Software Defined Radio Applications,
Asia-Pacific Signal and Information Processing Association, Annual Summit and Conference (APSIPA ASC),
Oct. 2009.
-
Yoshiaki Yokoyama,
Minseok Kim,
Hiroyuki Arai.
FPGA Implementation of RLS Systolic Array,
Proc. 2005 International Symposium on Antennas and Propagation (ISAP2005),
2005 International Symposium on Antennas and Propagation (ISAP2005),
Aug. 2005.
-
Seiji Hosono,
Jiro Hirokawa,
Makoto Ando,
Naohisa Goto,
Hiroyuki Arai.
Characteristic of a Rotating Mode Radial Line Slot Antenna fed by a Cavity Resonator,
Proc. of APMC '94,
pp. 315-318,
Dec. 1994.
-
Seiji Hosono,
Jiro Hirokawa,
Makoto Ando,
Naohisa Goto,
Hiroyuki Arai.
A Rotating Mode Radial Line Slot Antenna fed by a Cavity Resonator,
1994 IEEE AP-S Intl. Symp.,
Vol. 3,
pp. 2200-2203,
June 1994.
国内会議発表 (査読なし・不明)
-
Choonghoon Bae,
KIMMINSEOK,
茂木貴之,
市毛弘一,
新井宏之.
SPT項を用いたFIRフィルタの設計とソフトウェア無線受信機の実装への応用,
IEICE Technical Report,
IEICE,
SR2009-31,
July 2009.
-
Choonghoon Bae,
Takayuki Moteki,
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
SPT Term-Based Digital Filter Implementation Technique and Its Application to Software Defined Radio,
IEICE technical meeting,
IEICE technical report,
IEICE,
Vol. IEICE-108,
No. IEICE-SIP-454,
pp. 207-210,
Mar. 2009.
-
Minseok Kim,
Hiroyuki Arai.
Low-profile Loop-shaped Inverted-F Wire Antenna with Dualmode Operation,
IEEE TENCON 2007,
Proc. IEEE TENCON 2007,
IEEE,
Nov. 2007.
-
横山良晃,
金ミンソク,
新井宏之.
単一FPGAによるRLSシストリックアレーの実装,
2006 電子情報通信学会総合大会,
2006 電子情報通信学会総合大会,
電子情報通信学会,
B-1-217,
Mar. 2007.
-
Hirokazu Oba,
Minseok Kim,
Hiroyuki Arai.
FPGA Implementation of Fast LMS and N-LMS Processor for Adaptive Array Applications,
2006 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS 2006),
Proc. 2006 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS 2006),
IEEE,
Dec. 2006.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Fixed Point Beamforming System with 8-element Antenna Array,
2006 Korea-Japan AP/EMC/EMT Joint Conference (KJJC-AP/EMC/EMT 06),
Proc. 2006 Korea-Japan AP/EMC/EMT Joint Conference (KJJC-AP/EMC/EMT 06),
Sept. 2006.
-
横山良晃,
金ミンソク,
新井宏之.
QRD-RLSのFPGA実装における回路規模と性能の定量的評価,
2007 電子情報通信学会総合大会,
2007 電子情報通信学会総合大会,
電子情報通信学会,
B-1-198,
Mar. 2006.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
A Novel Beamforming Technique Using DOA Estimation and Its Hardware Implementation,
2005 International Symposium on Antennas and Propagation (ISAP2005),
Proc. 2005 International Symposium on Antennas and Propagation (ISAP2005),
Aug. 2005.
-
Atsushi Nakajima,
Minseok Kim,
Hiroyuki Arai.
FPGA Implementation of MMSE Adaptive Array Antenna using RLS algorithm,
2004 International Symposium of IEEE Antenna and Propagation Society (APS2005),
Proc. International Symposium of IEEE Antenna and Propagation Society (APS2005),
June 2005.
-
中島 淳,
金ミンソク,
新井宏之.
FPGAを用いたRLSアダプティブアレーによる室内伝搬実験,
2005 電子情報通信学会総合大会,
2005 電子情報通信学会総合大会,
電子情報通信学会,
B-1-276,
Mar. 2005.
-
Atsushi Nakajima,
Minseok Kim,
Hiroyuki Arai.
Performance Evaluation of MMSE Adaptive Array using FPGA,
2004 Korea-Japan AP/EMC/EMT Joint Conference (KJJC-AP/EMC/EMT'04),
Proc. 2004 Korea-Japan AP/EMC/EMT Joint Conference (KJJC-AP/EMC/EMT'04),
Nov. 2004.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Real-time Smart Antenna System Incorporating FPGA-based Fast DOA Estimator,
2003 IEEE Vehicular Technology Conference (VTC 2003 fall),
Proc. 2004 IEEE Vehicular Technology Conference (VTC 2004 fall),
Sept. 2004.
-
清野愛子,
金ミンソク,
市毛弘一,
新井宏之.
Effect of Sampling Jitter on Digital Downconversion Receiver,
2004 電子情報通信学会ソサイエティ大会,
2004 電子情報通信学会ソサイエティ大会,
電子情報通信学会,
B-17-2,
Sept. 2004.
-
中島 淳,
金ミンソク,
新井宏之.
FPGAを用いたMMSEアダプティブアレーの性能評価,
2004 電子情報通信学会ソサイエティ大会,
2004 電子情報通信学会ソサイエティ大会,
電子情報通信学会,
B-5-78,
Sept. 2004.
-
Aiko Kiyono,
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Jitter Effect on Digital Downconversion Receiver with Undersampling Scheme,
The 2004 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004),
Proc. The 2004 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004),
July 2004.
-
Tatsuo Fuji,
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Use of Alias Harmonic Components in D/A conversion for Generating High Frequency IF Signals,
The 2004 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004),
Proc. The 2004 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS2004),
July 2004.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Performance Evaluation of FPGA-based Fast DOA Estimator,
2004 電子情報通信学会総合大会,
2004 電子情報通信学会総合大会,
電子情報通信学会,
B-1-230,
Mar. 2004.
-
Hiroyuki Arai,
Minseok Kim.
Hardware Design of RF and Digital Units for Smart Antenna System,
2003 Asia Pacific Microwave Conference (APMC 2003),
Proc. 2003 Asia Pacific Microwave Conference (APMC 2003),
Nov. 2003.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
DOA-based Adaptive Array Antenna Testbed System,
2003 IEEE AP-S Topical Conference on Wireless Communication Technology,
Proc. 2003 IEEE AP-S Topical Conference on Wireless Communication Technology,
pp. 374-375,
Oct. 2003.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Implementation of FPGA based Fast DOA Estimator using Unitary MUSIC Algorithm,
2003 IEEE Vehicular Technology Conference (VTC 2003 fall),
Proc. 2003 IEEE Vehicular Technology Conference (VTC 2003 fall),
Vol. 1,
pp. 213-217,
Oct. 2003.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Design of Fast DOA Estimator using Unitary MUSIC Algorithm based on FPGA,
2003 電子情報通信学会総合大会,
2003 電子情報通信学会総合大会,
電子情報通信学会,
B-1-118,
Mar. 2003.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Design of JACOBI EVD Processor Based on CORDIC for DOA Estimation with MUSIC Algorithm,
The 13th IEEE Symposium on Personal, Indoor and Mobile Radio Commun. (PIMRC2002),
Proc. The 13th IEEE Symposium on Personal, Indoor and Mobile Radio Commun. (PIMRC2002),
Vol. 1,
pp. 120-124,
Dec. 2002.
-
村松慎太郎,
金ミンソク,
市毛弘一,
新井宏之.
MUSIC法のための固有値展開における固定小数点演算の最適ビット長の検討,
2002 電子情報通信学会総合大会,
2002 電子情報通信学会総合大会,
電子情報通信学会,
B-1-18,
Mar. 2002.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Design of EVD Computation Processor for MUSIC DOA Estimation by Using Cyclic Jacobi Method based on CORDIC,
2002 電子情報通信学会総合大会,
2002 電子情報通信学会総合大会,
電子情報通信学会,
A-4-70,
Mar. 2002.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
FPGA-Based DSP Implementation of Simple MRC beamformer,
2001 Asia Pacific Microwave Conference (APMC 2001),
Proc. 2001 Asia Pacific Microwave Conference (APMC 2001),
pp. 589-592,
Dec. 2001.
-
村松慎太郎,
金ミンソク,
市毛弘一,
新井宏之.
MUSIC法による到来方向推定システムの実装に関する研究,
2001 電子情報通信学会ソサイエティ大会,
2001 電子情報通信学会ソサイエティ大会,
電子情報通信学会,
B-1-34,
Sept. 2001.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Development of a Digital Prototype Board for Adaptive Array Antenna Receiver,
2001 電子情報通信学会ソサイエティ大会,
2001 電子情報通信学会ソサイエティ大会,
電子情報通信学会,
B-1-151,
Sept. 2001.
-
Kohei Mori,
Yuki Inoue,
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
DBF array antenna systems at 8.45 GHz,
International Symposium of IEEE Antenna and Propagation Society,
Proc. International Symposium of IEEE Antenna and Propagation Society,
pp. 222-225,
June 2001.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
Examination of FPGA Implementation on Eigenvalue Decomposition in MUSIC Method,
2001 電子情報通信学会総合大会,
2001 電子情報通信学会総合大会,
電子情報通信学会,
B-1-45,
Mar. 2001.
-
Minseok Kim,
Yuki Inoue,
Kohei Mori,
Hiroyuki Arai.
DOA Estimation using DBF Array Antenna and FPGA-based DSP Impelementation,
2000 KEES General Conference,
2000 KEES General Conference,
B-1-230,
Sept. 2000.
-
高橋 司,
廣川 二郎,
安藤 真,
後藤 尚久,
新井 宏之.
プラズマ加熱用電力分配器の解析,設計-導波管H面多分岐回路-,
信学技報,
Nov. 1994.
-
細野 誠司,
廣川 二郎,
安藤 真,
後藤 尚久,
新井 宏之.
空胴共振器給電型同心円素子配列ラジアルラインスロットアンテナの特性,
信学秋大,
Sept. 1994.
-
細野 誠司,
上野 正男,
廣川 二郎,
安藤 真,
後藤 尚久,
新井 宏之.
空胴共振器を用いた同心円素子配列ラジアルラインスロットアンテナの特性,
信学技報,
June 1994.
-
細野 誠司,
上野 正男,
廣川 二郎,
安藤 真,
後藤 尚久,
新井 宏之.
空胴共振器給電型同心円素子配列ラジアルラインスロットアンテナ,
信学春大,
Mar. 1994.
-
細野 誠司,
廣川 二郎,
安藤 真,
後藤 尚久,
新井 宏之.
電気壁型空胴共振器を用いたラジアル導波路励振回路,
信学秋大,
Sept. 1993.
-
上野 正男,
高橋 応明,
廣川 二郎,
安藤 真,
後藤 尚久,
新井 宏之.
同心円素子配列ラジアルラインスロットアンテナ,
信学技報,
June 1993.
-
廣川 二郎,
新井 宏之,
後藤 尚久.
キャビティ付き幅の広いスロットアンテナ,
信学春季全大,
Mar. 1988.
-
廣川 二郎,
新井 宏之,
後藤 尚久.
キャビティ付き幅の広いスロットアンテナの解析,
信学技報,
Feb. 1988.
-
廣川 二郎,
新井 宏之,
後藤 尚久.
幅の広いスロットアンテナの基礎特性,
信学技報,
Nov. 1987.
その他の論文・著書など
-
茂木 貴之,
金ミンソク,
市毛弘一,
新井宏之.
RF信号のダイレクトA/D変換によるソフトウェア無線受信機の試作と評価,
The 21st Workshop on Circuits and Systems in Karuizawa,
第21回 回路とシステム軽井沢ワークショップ,
電子情報通信学会,
Apr. 2008.
-
Minseok Kim,
Hiroyuki Arai.
Low-profile Loop-element Inverted-F Wire Antenna for Dualmode Operation,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
Vol. 107,
no. 431,
pp. 185-190 (AP2007-154),
Jan. 2008.
-
茂木貴之,
金ミンソク,
市毛弘一,
新井宏之.
ダイレクトRFサンプリングを用いたソフトウェア無線受信機の試作,
IEICE Technical Report (SR),
IEICE Technical Report (SR),
電子情報通信学会,
Vol. 107,
no. 162,
pp. 63-67 (SR2007-30),
July 2007.
-
Hirokazu Oba,
Minseok Kim,
Ryotaro Tamaki,
Hiroyuki Arai.
Adaptive Impedance Matching System using FPGA Processor of Efficient Control Algorithm,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
vol. 106,
no. 561,
pp. 29-31 (AP2006-149),
Mar. 2007.
-
横山良晃,
金ミンソク,
新井宏之.
LMS,RLS,QRD-RLSアルゴリズムのFPGA実装と評価,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
vol. 106,
no. 140,
pp. 73-78 (AP2006-51),
July 2006.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
16-element DOA estimation system,
IEICE Technical Report (SR),
IEICE Technical Report (SR),
電子情報通信学会,
vol. 105,
no. 217,
pp. 147-152 (SR2005-43),
July 2005.
-
金ミンソク,
市毛弘一,
新井宏之.
高速到来方向推定処理器の実装における性能評価およびビーム形成法の検討,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
AP2004-18,
May 2004.
-
松本 直也,
金ミンソク,
市毛弘一,
新井宏之.
RLSアルゴリズムを用いたMMSEアダプティブアレーのFPGA実装,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
AP2003-210,
June 2003.
-
Shintaro Muramatsu,
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
A Prototype Transmitter Using FPGA and Adaptive Antenna Array for High-Speed Mobile Communication System,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
AP2003-14,
Mar. 2003.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai,
Koichi Tsunekawa.
Adaptive Array Antenna Experimental System based on FPGAs and its evaluation through implementation of MRC beamformer,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
AP2002-38,
June 2002.
-
Minseok Kim,
Koichi Ichige,
Hiroyuki Arai.
FPGA-Based DSP Implementation of Simple MRC Digital Beamforming Antenna,
IEICE Technical Report (AP),
IEICE Technical Report (AP),
電子情報通信学会,
AP2001-49,
July 2001.
[ BibTeX 形式で保存 ]
[ 論文・著書をCSV形式で保存
]
[ 特許をCSV形式で保存
]
|