# T2R2 東京科学大学 リサーチリポジトリ Science Tokyo Research Repository

## 論文 / 著書情報 Article / Book Information

Title	Reduction of Bootstrapped Switch Area Consumption Using Pre- Charge Phase
Authors	Retdian Agung Nicodimus, Shigetaka Takagi, Nobuo Fujii
出典 / Citation	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E91-A, No. 2, pp. 476-482
発行日 / Pub. date	2008, 2
URL	http://search.ieice.org/
権利情報 / Copyright	本著作物の著作権は電子情報通信学会に帰属します。 Copyright (c) 2008 Institute of Electronics, Information and Communication Engineers.

PAPER Special Section on Analog Circuit Techniques and Related Topics

### **Reduction of Bootstrapped Switch Area Consumption Using Pre-Charge Phase**

Retdian A. NICODIMUS<sup>†a)</sup>, Shigetaka TAKAGI<sup>†</sup>, Members, and Nobuo FUJII<sup>††</sup>, Fellow

**SUMMARY** This paper discusses the input range limitation problem in a track-and-hold circuit and the compensation method using a bootstrapped switch. A bootstrapped switch with an additional control circuit is proposed to compensate charge loss in conventional bootstrapped switch circuit. Simulation results using 0.18- $\mu$ m CMOS process parameters show that the proposed circuit reduces the bootstrap capacitance down to 25% for the conventional circuit.

key words: track-and-hold circuit, bootstrapped switch

#### 1. Introduction

Along with the development in mixed-signal integrated system technologies, track-and-hold (TH) circuit becomes a key element since it is the gateway from the world of continuous-time to discrete-time signal processing.

A simple TH circuit is realized by a MOSFET and a capacitor as is shown in Fig. 1 where  $V_{IN}$ ,  $V_{CLK}$  and  $V_{OUT}$  are the input signal (continuous-time), the switch clock and the output signal (discrete-time) respectively. Here the n-channel MOSFET is driven by  $V_{CLK}$  and operates in non-saturated region as a switch.

When the switch is turned-on, the output of TH circuit will track its input. This phase is called track phase. As the TH circuit is switched-off, it will store the charge in capacitor C until the next track phase. Therefore, the output of the circuit is held to the value of the input signal when the switch is turned-off. This phase is called hold phase.

There are some commonly known problems in the design of a TH circuit. They are

- power supply limitation
- bandwidth limitation
- · charge injection
- clock feed through.

Assume that  $V_{CLK} \le V_{PS}$  ( $V_{PS}$ : power supply voltage), then the maximum input voltage  $V_{IN\_MAX}$  is given by

$$V_{IN\_MAX} = V_{PS} - V_T \tag{1}$$

where  $V_T$  is the threshold voltage of a MOSFET. This means

Manuscript received July 2, 2007.

Manuscript revised September 14, 2007.

<sup>†</sup>The authors are with the Department of Communications and Integrated Systems, Graduate School of Science and Engineering, Tokyo Institute of Technology, Tokyo, 152-8552 Japan.

<sup>††</sup>The author is with the Department of Physical Electronics, Graduate School of Science and Engineering, Tokyo Institute of Technology, Tokyo, 152-8552 Japan.

a) E-mail: nico@ec.ss.titech.ac.jp

DOI: 10.1093/ietfec/e91-a.2.476



Fig. 1 Simple TH circuit (n-channel MOSFET).

the maximum input voltage is limited by power supply and MOSFET's threshold voltages. Input voltage of a TH circuit should not exceed the value given in Eq. (1) or the MOSFET will fall into weak inversion region during track phase. Furthermore, the use of low- $V_T$  devices is commonly not preferable since it will increase leakage current. In deep sub-micron processes, where the device's breakdown voltage is getting lower, this will be a significant problem.

Although most of TH circuit analysis are large-signal analysis, in order to get a rough estimation on the maximum input frequency of the switch, a small-signal analysis is more convenient. Since a MOSFET switch in Fig. 1 operates in non-saturated region, its drain current,  $I_{SW}$  will be given as [1]

$$I_{SW} = 2K \left( V_{GS} - V_T - \frac{V_{DS}}{2} \right) V_{DS}$$
<sup>(2)</sup>

$$I_{SW} = 2K \left( V_{CLK} - V_{OUT} - V_T - \frac{V_{IN} - V_{OUT}}{2} \right) \\ \times (V_{IN} - V_{OUT})$$
(3)

with an assumption that  $V_{IN} > V_{OUT}$ . Here K is the transconductance parameter of a MOSFET. The partial differential of Eq. (2) will be given by

$$\frac{\partial I_{SW}}{\partial V_{DS}} = 2K(V_{GS} - V_T - V_{DS}),\tag{4}$$

$$R_{ON} = \frac{\partial V_{DS}}{\partial I_{SW}} = \frac{1}{2K(V_{GS} - V_T - V_{DS})}.$$
(5)

If  $V_{DS} \ll V_{GS} - V_T$  then

0.7

$$R_{ON} \approx \frac{1}{2K(V_{GS} - V_T)}.$$
(6)

Here  $R_{ON}$  is called "on-resistance" of the MOSFET switch. This means the small signal equivalent circuit of TH circuit

Copyright © 2008 The Institute of Electronics, Information and Communication Engineers

is a "low-pass filter" made of  $R_{ON}$  and C. The cutoff frequency of the "filter,"  $f_c$  is

$$f_c = \frac{1}{2\pi C R_{ON}} \approx \frac{2K(V_{GS} - V_T)}{2\pi C}.$$
(7)

As a result, the bandwidth of TH circuit is limited by the value of "on-resistance" and load capacitance. With a given load capacitance, bandwidth improvement is achieved by increasing MOSFET's channel width with the cost of larger power consumption and area.

Charge injection and clock feed through cause fluctuations of the voltage held by the load capacitance during the hold phase. Ideally the relation between output voltage  $V_{OUT}$  and input voltage  $V_{IN}$  is

$$V_{OUT} = V_{IN},\tag{8}$$

however with charge injection, it will be

$$V_{OUT} = V_{IN} - \frac{C_{OX}WL}{2C} (V_{CLK} - V_{IN} - V_T), \qquad (9)$$

where  $C_{OX}$ , W, and L are the channel capacitance per unit area, the channel width and length of the switch respectively. On the other hand, the output voltage  $V_{OUT}$  with clock feed through will be given by

$$V_{OUT} = V_{IN} - \frac{C_{OVL}W}{C + C_{OVL}W} V_{CLK},$$
(10)

where  $C_{OVL}$  is the overlap capacitance per unit length. Since an overlap capacitance is much more smaller than the channel capacitance, the effect of clock feed through is less significant compared to the one of charge injection.

This paper proposes a TH circuit based on a bootstrapped switch. A conventional compensation of input range limitation of a TH circuit using a bootstrapped switch will be explained in Sect. 2. Improvement of a bootstrapped switch using a simple additional control circuit will be explained in Sect. 3.

#### 2. Bootstrapped Switch

Deep sub-micron processes provide higher operating frequency with the cost of lower device breakdown voltage. As a result the power supply voltage of TH circuit becomes lower and thus reduces its input range (see Eq. (1)). A conventional bootstrapped switch [2]–[6], [8] as is shown in Fig. 2 has been proposed to expand the input range of TH circuit with low supply voltage. A bootstrap capacitor  $C_{SW}$ is added to provide the switching voltage.

During the hold phase,  $C_{SW}$  is charged by a voltage source  $V_{SW}$ . In the track phase,  $C_{SW}$  is connected between the input of TH circuit and the MOSFET's gate to turn the switch on. Assume that  $V_{OUT} = V_{IN}$ , the gate-to-source voltage of the MOSFET will be equal to  $V_{SW}$  regardless of the value of  $V_{IN}$ . This means as long as  $V_{SW} > V_T$  then the TH circuit will work properly. Of course it still has a limitation. The allowed input voltage range of the bootstrapped switch is

$$V_{IN} \le V_{BD} - V_{SW} \tag{11}$$

where  $V_{BD}$  is the breakdown voltage of the MOSFET. Here the input range is independent of supply voltage although it is limited by the device's breakdown voltage.

As the bootstrapped switch moves from hold phase to track phase, the MOSFET switch will create its channel.



Fig. 2 Basic operation of bootstrapped switch.



Fig. 3 The effect of channel generation in MOSFET switch.

The generation of channel needs accumulation of charges where negative charges will be drawn from a power supply (ground). However since the gate is only connected to  $C_{SW}$ , the positive charges required to pull-up the gate potential (to turn the MOSFET on) will be drawn from  $C_{SW}$  (see Fig. 3). As a result there will be a "charge leakage" from  $C_{SW}$  and thus reduce the voltage between its terminals. Assume that the voltages between  $C_{SW}$ 's terminals at the beginning and at the end of track phase are  $V_{SW}$  and  $V_{SWconv}$ , the relation between them will be given by

$$V_{SWconv} = \frac{C_{SW}}{C_{SW} + C_{OX}WL} (V_{SW} + V_{IN})$$
(12)

Equation (12) shows that in order to keep the switching voltage  $V_{SWconv}$  as large as possible, larger bootstrap capacitance is required. Since load capacitor *C* is determined by circuit blocks following TH circuit (for example comparators array in A/D converter), a large scale circuit should use a larger switch otherwise the bandwidth of TH circuit will be reduced. Larger MOSFET switch needs larger bootstrap capacitor.

#### 3. Proposed Circuit

Figure 4 shows the basic operation of the proposed bootstrapped switch. Using the charge preservation law, the switching voltage at the end of track phase for the proposed switch  $V_{SWprop}$  will be given by

$$V_{SWprop} = \frac{C_{OX}WL}{C_{SW} + C_{OX}WL} V_{DD} + \frac{C_{SW}}{C_{SW} + C_{OX}WL} (V_{SW} + V_{IN}).$$
(13)

From Eqs. (12) and (13), it is clear that the first term of Eq. (13) is the additional term from the pre-charge phase. Therefore the proposed switch will have a larger switching voltage than the conventional one when the bootstrap capacitance  $C_{SW}$  is equal.

The ratio of bootstrap capacitance of the conventional and proposed switch can be calculated with the assumption that the switching voltage of both circuits are equal. Therefore,

$$\frac{C_{SWconv}(V_{SW} + V_{IN})}{C_{SWconv} + C_{OX}WL} = \frac{C_{OX}WLV_{DD}}{C_{SWprop} + C_{OX}WL} + \frac{C_{SWprop}(V_{SW} + V_{IN})}{C_{SWprop} + C_{OX}WL},$$
(14)

and as a result,

$$C_{SWprop} = \frac{V_{IN} + V_{SW} - V_{DD}}{V_{SW} + V_{IN}} C_{SWconv} - \frac{V_{DD}}{V_{SW} + V_{IN}} C_{OX} WL.$$
(15)

In case  $V_{SW} = V_{DD}$ , then

$$C_{SWprop} = \frac{V_{IN}}{V_{DD} + V_{IN}} C_{SWconv} - \frac{V_{DD}}{V_{DD} + V_{IN}} C_{OX} WL.$$
(16)

Since  $V_{IN}$  will always be smaller than  $V_{DD}$ , Eq. (16) shows that the bootstrap capacitance of the proposed switch will always be smaller than the conventional one. The ratio of bootstrap capacitance then will be given by

$$\frac{C_{SWprop}}{C_{SWconv}} = 1 - \frac{1+c}{1+v},\tag{17}$$

where

$$c = \frac{C_{OX}WL}{C_{SWconv}} \tag{18}$$

$$v = \frac{V_{IN}}{V_{DD}}.$$
(19)

Figure 5 plots the ratio of bootstrap capacitance in the proposed circuit to the one of conventional circuit as is given in Eq. (17). It shows that even for a rail-to-rail input (v = 1), the proposed circuit has a smaller bootstrap capacitor.

The maximum input voltage can be estimated using Eqs. (7) and (12) for the conventional circuit and (13) for the proposed circuit. As a result, the maximum input voltage  $V_{INmax}$  for the conventional circuit is

$$V_{INmax} = \frac{C_{SW}}{C_{OX}WL} V_{SW} - \frac{C_{SW} + C_{OX}WL}{C_{OX}WL} \left(\frac{\omega_C C}{2K} + V_T\right)$$
(20)

while the maximum input voltage for the proposed circuit



Fig. 4 Bootstrapped switch with track & pre-charge phase.



Fig. 5 Bootstrap capacitance ratio.



Fig. 6 Implementation of the proposed bootstrapped switch.



Fig. 7 Switching scheme for the proposed TH circuit.

will be given by

$$V_{INmax} = V_{DD} + \frac{C_{SW}}{C_{OX}WL}V_{SW} - \frac{C_{SW} + C_{OX}WL}{C_{OX}WL} \left(\frac{\omega_C C}{2K} + V_T\right).$$
(21)

Equations (20) and (21) show that for a given switch size, bootstrap capacitance and maximum input frequency, the

 Table 1
 Logical table for control circuit.



Fig. 8 Control circuit for the proposed bootstrapped switch.

proposed bootstrapped switch has a larger input voltage than the conventional one.

The implementation of the proposed bootstrapped switch is shown in Fig. 6. The circuit topology is almost the same to the conventional one except for the addition of one MOSFET ( $M_a$ ) to pre-charge the main switch and a logic circuit to create control signals  $V_{S1}$  and  $V_{S2}$ .

At hold phase,  $V_{CLK}$ ,  $V_{S1}$  and  $V_{S2}$  are at high level. Next,  $V_{CLK}$  and  $V_{S1}$  turn to low-level and thus  $V_G$  moves toward  $V_{DD}$ . As soon as  $V_G$  reaches  $V_{DD}$ ,  $V_{S1}$  is switched to high-level and disconnecting MOSFET's gate from  $V_{DD}$ .  $V_{S2}$  is then turned to low-level to connect bootstrap capacitor to the gate of MOSFET switch and the TH circuit completely moves to track phase. Finally,  $V_{S2}$  and  $V_{CLK}$  are turned to high-level and the TH circuit goes back to hold phase. The switching scheme is illustrated in Fig. 7. The logical relations between  $V_{CLK}$ ,  $V_{CLK}$ ,  $V_G$ ,  $V_{S1}$  and  $V_{S2}$  are listed in Table 1. Here a control circuit for the proposed circuit can be realized using one NAND and OR gates as is shown in Fig. 8.

#### 4. Simulation Result

The proposed circuit is simulated using Spectre circuit simulator with 0.18- $\mu m$  CMOS process parameters. The power supply voltage and bootstrap voltage  $V_{SW}$  are 1 V. The size of the main switch and the value of load capacitance are  $30\,\mu\text{m}/0.24\,\mu\text{m}$  and  $5\,\text{pF}$  respectively. The basic conventional bootstrapped switch in Fig. 2 is used for performance comparison. A non-overlapping clock with a frequency of 100MHz is used to drive both the conventional and proposed bootstrapped switches. A  $500 \, \text{mV}_{\text{pp}}$  sinusoidal wave at 25MHz is added to both conventional and proposed circuits as an input signal. The input common mode is set to 350mV assuming that a buffer is preceding the TH circuit. Figure 9 shows the simulation result when both conventional and proposed TH circuits use a bootstrap capacitor with the same value (200 fF). For the given input signal, the conventional TH circuit failed to track the input signal correctly when the level exceeds the common mode voltage. As a



**Fig.9** Simulation result with  $C_{SW} = 200$  fF for both conventional (Fig. 2) and proposed TH circuits (Fig. 6).



**Fig. 10** Simulation result with  $C_{SW} = 800$  fF for conventional circuit (Fig. 2) and  $C_{SW} = 200$  fF for proposed circuit (Fig. 6).



**Fig. 11** Total harmonic distortion of conventional (Fig. 2) and proposed bootstrapped switches (Fig. 6) with  $f_s = 100$  MHz,  $V_{IN} = 500$  mV<sub>pp</sub>.

result, the output signal for high-level input is greatly distorted. On the other hand, the proposed circuit is capable of tracking the input signal without suffering too much signal degradation using the same bootstrap capacitance. In both cases, there is a level shifting in output voltage when the TH circuit moves to hold phase. This is mainly caused by charge injection [7].

Figure 10 shows the simulation result when  $C_{SW}$  = 800 fF is used in the conventional circuit. The proposed cir-

cuit uses 200 fF as the bootstrap capacitor. This means that the proposed TH circuit uses only 25% of capacitance used in the conventional circuit to achieve the same output. Although the proposed circuit needs additional control circuit, the area of the capacitor is still dominant and therefore the total area of the proposed circuit, which uses a smaller capacitor, is smaller than the conventional one. Finally, Fig. 11 shows the THD simulation result. The proposed circuit achieves THD of -52 dB@5 MHz and -46 dB@10 MHzwhile the THD for input frequencies up to 15 MHz is below 1%.

#### 5. Discussions

#### 5.1 Timing Overhead

As is explained in Sect. 3, the proposed bootstrapped switch has an additional timing scheme to control the pre-charge phase. At a glance, it seems that the proposed circuit will need a large timing overhead and therefore will degrade its maximum operation frequency. This section will discuss about this timing overhead.

A simple conventional bootstrapped switch will have a similar topology to the proposed one (Fig. 6) except that there will be no pre-charge MOS switch ( $M_a$ ) and  $M_b$  will be driven by  $V_{CLK}$  instead of  $V_{S2}$ . This means the main switch in the conventional circuit will be turned on immediately when  $V_{CLK}$  turns to logical "0" (in fact there will be a transition time of the gate to reach sufficient voltage to turn the switch on). On the other hand, the main switch of the proposed circuit will be turned on a little bit later because there will be a delay mainly caused by control circuit.

Assume that the main switch in Fig. 6 is in the off state. In order to turn on the main switch,  $V_{S1}$  of the control circuit (Fig. 8) should be changed from logical "1" to "0." Here the time required by OR gate to fall to "0" state (define it as  $\tau_{OR-fall}$ ) will be the additional delay before the gate voltage of the main switch starts to increase. Another factor which has a possibility to add time delay is the "gate slewing" time (define it as  $\tau_g$ ). Since both the conventional and proposed circuits will suffer from this "gate slewing" delay, then the net delay will be given by the difference between them ( $\tau_{g-prop} - \tau_{g-conv}$ ). Because the main switch in both the same timing, the difference of duration where the switch is in the ON state will be given by  $\Delta \tau_{on}$ 

$$\Delta \tau_{on} = \tau_{OR-fall} + \tau_{g-prop} - \tau_{g-conv}.$$
(22)

As a result, the main switch of the conventional circuit will be turned on  $\Delta \tau_{on}$  longer than the proposed one. From simulation results for the given simulation setup in Sect. 4,  $\Delta \tau_{on} = 370 \text{ps} (\tau_{or-fall} = 270 \text{ ps})$ . This value equal to 3.7% of the clock period. From the above results, the fall time of OR gate is the main contributor of the timing overhead. This timing overhead will slightly reduce the maximum operating frequency of the proposed circuit. However a careful design of the control circuits will minimize it.



Fig. 12 Optional control circuit.

#### 5.2 Timing Optimization

The control circuit in Fig. 8 is chosen for its simplicity. It is written in Sec.3 that as soon as  $V_G$  reaches  $V_{DD}$ ,  $V_{S1}$  is switched to high level. However, in fact  $V_G$  is not exactly compared to  $V_{DD}$  in order to turn  $V_{S1}$  to high-level. As is shown in Fig. 8,  $V_G$  is one of the OR gate inputs while  $V_{S1}$ is the output of the gate. Therefore,  $V_{S1}$  will start to turn to high-level when  $V_G$  exceeds the threshold voltage of the OR gate. As a result, before  $V_G$  reaches  $V_{DD}$ ,  $V_{S1}$  turns off M<sub>a</sub> and M<sub>b</sub> is turned on. This means the pre-charge phase does not give optimum performance.

An alternative solution to optimize the performance is by adding a fixed delay before inputting  $V_G$  to the OR gate as is shown in Fig. 12. This delay will enable  $V_G$  to reach higher voltage than the OR gate's threshold voltage without changing the output. However, as a consequence excessive delay will make the settling time of  $V_G$  become longer. The additional delay will not reduce the "ON state" duration of main switch because the output of OR gate only changes from "1" to "0" when  $V_{CLK}$  turns from "1" to "0" (Sect. 5.1).

#### 6. Conclusions

A bootstrapped TH circuit with additional track and precharge phase is proposed. The proposed technique reduces the charge leak in bootstrap capacitor and thus enables the use of smaller capacitance without reducing the level of output signal. Simulation result using 0.18- $\mu$ m CMOS process parameters shows that the proposed circuit reduces the bootstrap capacitance down to 25% for the conventional circuit. Although the proposed circuit needs an additional control circuit, the total area is still smaller than the conventional one. Furthermore, the THD of -52 dB@5 MHz is close to the result reported in [3].

#### Acknowledgment

The authors would like to thank Dr. Takahide Sato for his precious advice. This work is supported by VLSI Design and Education Center(VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc.

#### References

[1] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraww-Hill, New York 2001.

- [2] C.J.B. Fayomi, G.W. Roberts, and M. Sawan, "Low-voltage CMOS analog switch for high precision sample-and-hold circuit," Proc. 43rd IEEE Midwest Symp. on Circuit and Systems, pp.710–713, Aug. 2000.
- [3] T. Lee and C. Lu, "A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal," IEEE Trans. Circuits Syst. I, vol.52, no.9, pp.1752–1757, Sept. 2005.
- [4] C.J.B. Fayomi, G.W. Roberts, and M. Sawan, "Low-voltage CMOS analog bootstrapped switch for sample-and-hold circuit: Design and chip characterization," Proc. IEEE Int. Symp. on Circuits and Systems, vol.3, pp.2200–2203, May 2005.
- [5] D. Aksin, M.A. Al-Shyoukh, and F. Maloberti, "A bootstrapped switch for precise sampling of inputs with signal range beyond supply voltage," Proc. IEEE Custom Integrated Circuits Conf., pp.743– 746, Sept. 2005.
- [6] C. Lillebrekke, C. Wulff, and T. Ytterdal "Bootstrapped switch in low-voltage digital 90 nm CMOS technology," Proc. NORCHIP Conf., pp.234–236, Nov. 2005.
- [7] B.J. Sheu and C. Hu, "Switch-induced error voltage on a switched capacitor," IEEE J. Solid State Circuits, vol.19, no.4, pp.519–525, Aug. 1984.
- [8] D. Vecchi, C. Azzolini, A. Boni, F. Chaahoub, and L. Crespi, "100-MS/s 14-b track-and-hold amplifier in 0.18-μm CMOS," Proc. 31st ESSCIRC, pp.259–262, Sept. 2005.



**Retdian Agung Nicodimus** was born in Malang, Indonesia, on March 3, 1976. He received the Bachelor of Engineering, Master of Engineering and Doctor of Engineering degrees from Tokyo Institute of Technology, in 2000, 2002 and 2005 respectively. He works as an assistant professor at the Department of Communications and Integrated Systems, Graduate School of Science and Engineering, Tokyo Institute of Technology since 2005. His main interest lies in the field of analog integrated cir-

cuits. Nicodimus is a member of the Institute of Electrical and Electronics Engineers.



Shigetaka Takagi was born in Tokyo. He received the B.E., M.E., and Doctor of Engineering degrees from Tokyo Institute of Technology, in 1981, 1983, and 1986, respectively. Then he became a Research Associate of Tokyo Institute of Technology where he is now a Professor in the Department of Communications and Integrated Systems. In the fiscal year 1998 he was a visiting Associate Professor of Osaka University. His main interest lies in the field of analog integrated circuits. He received the Best

Paper Awards in 1996 and 2001 from the Institute of Electronics, Information, and Communication Engineers. He is the author of "Analog MOS Electronic Circuits" and "Linear Circuit Theory," and a co-author of "Introduction to Digital Integrated Circuits" (in Japanese). Dr. Takagi is a member of the Institute of Electrical Engineers of Japan and the Institute of Electrical and Electronics Engineers.



**Nobuo Fujii** received B.E. degree from Keio University, Yokohama, Japan, in 1966 and M.E. and Doctor of Engineering degrees from Tokyo Institute of Technology, Tokyo, Japan, in 1968 and 1971, respectively. Since 1971, he has been with the Faculty of Engineering, Tokyo Institute of Technology where he is now a professor in the Department of Physical Electronics. From 1984 to 1985, he was visiting scholar at the University of California, Santa Barbara. From 1990 to 1992, he served as an editor in chief of the

Transaction of the Institute of Electronics, Information, and Communication Engineers (IEICE). He was the chairperson of the Circuits and Systems Society (CASS) of the IEEE Tokyo chapter from 1995 to 1997, the president of the IEICE engineering society from 1997 to 1998, and the Vice President of Region 10 of the IEEE CASS from 2000 to 2002. His main interest lies in the fields of active networks, analog integrated circuits, and analog signal processing. He was awarded the Best Paper Prize from IEICE in 1984, 1996, 1999, 2000, and 2001. He authored more than 10 books. Dr. Fujii is a Fellow of IEEE and a member of IEEJ.