論文 / 著書情報
Article / Book Information

Title	SMAFTI Packaging Technology for New Interconnect Hierarchy
Author	Youichiro. Kurita, N. Motohashi, S. Matsui, K. Soejima, S. Amakawa, K. Masu, M. Kawano
Journal/Book name	International Interconnect Technology Conference (IITC), , , pp. 220-222
発行日 / Issue date	2009, 6
権利情報 / Copyright	(c)2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

SMAFTI Packaging Technology for New Interconnect Hierarchy

Y. Kurita, N. Motohashi, S. Matsui, K. Soejima, S. Amakawa*, K. Masu*, and M. Kawano

NEC Electronics Corporation, Sagami-hara, Kanagawa, 229-1198, Japan

*Integrated Research Institute, Tokyo Institute of Technology, Yokohama, Kanagawa, 226-8503, Japan

Phone: +81-42-771-0669; Fax: +81-42-771-0952; Email: y.kurita@necel.com

Abstract

We have developed a 3-D packaging technology called SMAFTI (SMArT chip connection with FeedThrough Interposer), which enables the implementation of a new memory/logic-interconnect hierarchy. Through experiments, we were able to confirm practical performance of this technology. We implemented a new die bonding process and the multilayer interconnect technology to form over a thousand parallel interconnects between memory and logic dies. Implementation of the new process was achieved with high productivity and low process costs. We characterized the interlaminar horizontal wiring by S-parameter measurement up to 40 GHz and confirmed its potential for high-speed signal transmission at over 10 Gb/s.

Introduction

Due to a dramatic increase in parallelism in computer architecture, a new interconnect system for logic and memory semiconductor devices is needed to satisfy the demand for explosive expansion of memory bandwidth. 3-D die stacking with 2-D interconnects in parallel is the most natural way to form highly-parallel interconnects between memory and logic; however 3-D integration of planar circuits on silicon substrates is problematic in terms of providing power to and exchanging I/O signals with the devices in the external system. SMAFTI packaging technology[1-3] features interlaminar horizontal wiring layers between memory and logic devices, called the FTI (Feedthrough Interposer). The FTI consists of Cu/PI (Polyimide) and includes high-density feedthrough vias and interlaminar horizontal wiring with a line width of about 10 μm . This structure enables highly-parallel die-to-die communication and power/signal transmission from/to the external system. The on-chip interconnects and FTI form a new interconnect hierarchy that provides massive memory bandwidth. This hierarchy can also eliminate an excess number of TSVs (Through Silicon Vias)

and standardize TSV locations in stacked memories.

From the viewpoint of practical use of this technology, a higher throughput assembly process is an important factor in reducing manufacturing costs. SMAFTI packaging technology employs wafer-level processes except die-to-wafer bonding, so development of a highly productive bonding process is a key point in achieving large-scale production.

Clarifying the high-frequency electrical characteristics of the interlaminar horizontal wiring is also important because the 3-D integrated devices with the highest processing power require a higher I/O bandwidth for communicating with the external system. Consequently, a signal transmission capability of over 10 Gb/s will be needed for the interconnect.

Highly-Parallel Vertical Interconnect

A new SMAFTI packaging process using a multilayer FTI and metal/adhesive simultaneous bonding was developed to enable practical use of this technology. The memory-TEG (Test Element Group) and logic-TEG dies shown in Table I were used for this experiment. All packaging processes were carried out at the wafer level, as shown in Fig. 2.

First, an FTI with two metal wiring layers was formed on a supporting wafer. Photolithography and planarization processes for the electroplated Cu and spin coated PI were used to fabricate a fine multilayer FTI. Cu pillars capped with Sn-Ag solder were plated on the TEG dies as bonding electrodes at a pitch of 50 μm , and the die surfaces, including the Cu pillars, were coated by epoxy-based adhesive at the

Fig 1 Concept and structure of new memory/logic-interconnect hierarchy used in SMAFTI packaging technology.

wafer level using a NCF (Non Conductive Film) lamination process.

Singulated memory-TEG dies were aligned and temporarily bonded onto the FTI-formed-wafer by a flip chip bonder using an on-chip adhesive. After temporary bonding, a thermo-compression process was used to form a solder connection between the Cu pillars and FTI pads in the melted adhesive resin. After metallic bond formation, the adhesive

Table I Specifications of TEG dies and package

Memory-TEG	Die size: 10 mm × 10 mm × 550 μm Number of Cu pillars: 1,424
Logic-TEG	Die size: 7.0 mm × 6.3 mm × 120 μm Number of Cu pillars: 2,076
Package	SMAFTI package 420pin/0.5 mm pitch BGA (Ball Grid Array)

Fig. 2 Process flow used to form FTI between memory and logic dies.

Fig. 3 Cross-sectional optical microscope image of interlaminar horizontal wirings.

Fig. 4 Cross-sectional SEM image of die-to-die connection.

was cured. The thermo-compression process can be executed in the block or at the wafer level to achieve high throughput.

The memory-TEG dies on the FTI-formed-wafer were encapsulated by a wafer molding technique. Removal of the supporting wafer from the resin-wafer resulted in a resin-wafer with an exposed FTI and embedded memory-TEG dies. The logic-TEG dies were also bonded in the same way on the resin-wafer. Fig. 3 shows a cross-sectional view of the die-to-die interconnect and interlaminar horizontal wiring. Fig. 4 shows a cross-sectional SEM (Scanning Electron Microscopy) image of the die-to-die interconnect section. The number of interconnects was 1,296 per die, and all interconnects passed an electrical test.

Dense-Serial Horizontal Interconnect

The high-speed signal transmission capability of the interlaminar horizontal wiring in the FTI was evaluated using transmission line patterns on test vehicles. G-S-G type coplanar transmission lines were designed and placed at the “on-die area”, “off-die area”, and “die-edge crossing” locations shown in Fig. 5, based on the assumed real situation shown in Fig. 6. They were designed to have a characteristic

Fig. 5 Test vehicle and measurement system for transmission characteristics of the interlaminar horizontal wiring.

Fig. 6 High-speed transmission line integrated in 3-D memory/logic system.

Fig. 7 Frequency dependence of transmission coefficient; interconnect location and layer dependence.

Fig. 8 Frequency dependence of transmission coefficient; wiring length dependence.

impedance of 50 Ω and a pitch of 25 μm . In the calculation, we assumed that the electric potential of the die surface was ground level, so the line width in the off-die area was larger than that in the on-die area.

The transmission coefficient (S_{21}) was measured using a vector network analyzer. Measured frequency range was 100 MHz - 40 GHz. Fig. 7 shows the results for 1-mm-long interconnects in different locations and layers. Attenuations at 10 GHz were less than about 0.2 dB but for M2 lines in the on-die area. The cause of the relatively large transmission power loss in the M2-on-die was assumed to be coupling with the memory-TEG die placed close to the M2 layer. Fig. 8 shows the transmission line length dependence of the M1 line in the off-die area. The attenuation on the 7.0 mm line was as small as about 1 dB at 10 GHz, showing its high potential for signal transmission at 10 Gb/s and faster.

We then characterized die-edge-crossing patterns. The existence of the memory-TEG die may increase the characteristic impedance of the transmission line, so we estimated that changing the line width at the die edge would avoid the reflection of waves due to impedance changes. Two types of line width designs were evaluated, as shown in Fig. 9. One was a straight pattern with a constant line width in the on-die and off-die areas. The other was a pattern with different line widths in the on-die and off-die areas. The characteristic impedance of each line width was designed to

Fig. 9 Two types of die-edge-crossing interconnect

Fig. 10 Transmission coefficient of die-edge-crossing pattern; line width design dependence.

be 50 Ω . All evaluated patterns had 1.0 mm on-die lines and 1.0 mm off-die lines, and were connected at the die edge. Fig. 10 shows the magnitudes of transmission coefficients. The results show a clear difference between the two patterns at a high frequency for both the M1 and M2 lines. We attributed the attenuation of the transmission power on the straight pattern to the scattering effect at the die-edge, caused by the unique structure of the SMAFTI package.

Conclusion

We developed SMAFTI packaging technology for highly-parallel memory/logic communication, which uses a new high-throughput interconnection process. We measured scattering parameters of the interlaminar horizontal wiring up to 40 GHz and confirmed its great potential for signal transmission at over 10 Gb/s in on-die and off-die areas and through transitions between those areas.

Acknowledgments

The authors would like to thank Professor T. Sato, Professor N. Ishihara, and Dr. H. Ito of Tokyo Institute of Technology for their helpful discussions and suggestions in planning the high-frequency characterization of interlaminar horizontal wiring.

References

- [1] Y. Kurita, et al., Proc. ECTC 2006, pp. 289-297.
- [2] M. Kawano, et al., Proc. IEDM 2006, pp. 581-584.
- [3] Y. Kurita, et al., Proc. ECTC 2007, pp. 821-829.