# 論文・著書情報

<table>
<thead>
<tr>
<th>項目</th>
<th>内容</th>
</tr>
</thead>
<tbody>
<tr>
<td>論題</td>
<td>Loss Reduction of Si Wire Waveguide Fabricated by Edge-Enhancement Writing for Electron Beam Lithography and Reactive Ion Etching Using Double Layered Resist Mask with C60</td>
</tr>
<tr>
<td>著者</td>
<td>井上敬太, Dhanorm Plumwongrot, 西山伸彦, 阪本真一, 榎本晴基, 田村茂雄, 丸山武男, 荒井滋久</td>
</tr>
<tr>
<td>発行日</td>
<td>2009年3月</td>
</tr>
<tr>
<td>権利情報</td>
<td>本著作の著作権は（公社）応用物理学会に帰属します。</td>
</tr>
<tr>
<td></td>
<td>このファイルは著者（最終）版です。</td>
</tr>
</tbody>
</table>

本作品の著作権は（公社）応用物理学会に帰属します。
Loss Reduction of Si Wire Waveguide Fabricated by Edge-Enhancement Writing for Electron Beam Lithography and Reactive Ion Etching using Double layer Resist Mask with C60

Keita INOUE1, Dhanorm PLUMUWONGROT1, Nobuhiko NISHIYAMA1, Shinichi SAKAMOTO1, Haruki ENOMOTO1, Shigeo TAMURA2, Takeo MARUYAMA2, and Shigeisa ARAI2

1Dept. of Electrical and Electronic Engineering, Meguro-ku, Tokyo 152-8552, Japan
2Quantum Nanoelectronics Research Center, Tokyo Institute of Technology, Meguro-ku, Tokyo 152-8552, Japan
3Technical Department Tokyo Institute of Technology, Meguro-ku, Tokyo 152-8552, Japan
4School of Electrical and Computer Engineering, College of Science and Engineering, Kanazawa University  Kanuma-machi, Kanazawa, Ishikawa 920-1192, Japan

Loss reduction methods of single-mode photonic wire in Silicon on Insulator have been investigated, with Si core 200x440 nm size, fabricated with electron beam lithography and dry etching using double layer of EB resist mask. The propagation loss of TE mode measured at a wavelength of 1550 nm was 4.5 dB/cm, which is, to the best of our knowledge, the lowest value among the Si wire waveguides fabricated by parallel plate RIE method.

[DOI: ]

KEYWORDS: silicon photonics, reactive ion etching, electron beam lithography, silicon on insulator, fullerene(C60), line edge roughness

A silicon on Insulator (SOI) substrate is of prime importance for optoelectronic integrated circuits as it offers potentiality for monolithic integration of optical and electronic functions on a single substrate5. The silicon is transparent at wavelengths longer than 1.1 μm and can be used for waveguide at telecommunication wavelengths. A Si wire waveguide based on the SOI has the high refractive index difference between the silicon core (the refractive index is 3.45) and the buried oxide (BOX) layer (the refractive index is 1.44), inducing strong optical confinement in the silicon core layer. It allows to reduce the waveguide size to sub-micrometer to provide single-mode propagation at a wavelength of 1.55 μm. Therefore, Si wire waveguides enable us to make smaller and high density optical circuits. In such narrow waveguides, a scattering loss due to sidewall roughness is severe. Therefore, fabrication processes providing very smooth surface as well as a high accuracy in lithography and etching are crucial. Recently Si wire waveguide with very low loss (1.7 dB/cm) and the bending radius of 2μm with 0.01 dB/90° scattering loss have been realized using high density plasma etching such as inductively coupled plasma (ICP) and electron cyclotron resonance (ECR) 2,3. However, there are not so many reports about the characteristics of Si wire waveguide by conventional parallel plate reactive ion etching (RIE) due to poor etching selectivity between photoresist and Si.

In this letter, we propose the fabrication method of Si wire waveguides using conventional parallel plate RIE and double layered EB resists containing C60. Moreover, we introduced an edge enhancement writing method in the electron beam lithography (EBL) process to suppress the sidewall roughness of Si wire waveguides.

Fig. 1. Structure of silicon wire waveguide based on SOI wafer.

Figure 1 shows the cross sectional structure of the silicon wire waveguide fabricated on a SOI substrate. The BOX layer serves as an undercladding layer. An overcladding layer was 2-μm-thick SiO2 layer, which was deposited by plasma enhanced chemical vapor deposition (PECVD). A SOI wafer consists of 200 nm-thick surface Si layers and a 2-μm-thick BOX layer, which is enough thick to prevent light leakage to the Si substrate side. The core size was 440 nm-wide and 200 nm-thick to provide the single-mode condition at the wavelength of 1.55μm.

The fabrication processes are the followings. After cleaning a SOI substrate by typical RCA solution 4), ZEP520 EB positive resist was spin coated at a speed of 2000 rpm. Then it was prebaked in an oven at 180 °C for 20 min followed by coating micro-composite of ZEP520 and C60 5) (10% weight), to be called ZEP-C60 hereafter at 2000 rpm and baking on a hotplate at 200 °C for 2min. The thicknesses of ZEP 520 and ZEP-C60 are 550 nm and 60 nm, respectively. EBL exposure was carried out with a JEOL JBX-5FE EBL system operating at 50 kV accelerating voltage and 100 pA beam current. The EB dosage was 138μC/cm². After the EB patterning, samples were developed in ZED-N50 developer, followed by rinsing in isopropyl alcohol (IPA). A magnetic stirrer was used to obtain a constant developing rate for good re-productivity 6). Next, Si waveguide was formed by RIE
with CF₄ (gas pressure: 0.3 Pa, bias power: 20 W, gas flow: 10 sccm, etching time: 26 min). After removing the EB resist, a 2μm-thick SiO₂ layer was deposited by PCVD for coated Si wire waveguide.

The cross sectional SEM view of the Si wire waveguide using ZEP520/ZEP-C₆₀ is shown in Fig.2 (b). For comparison, that by using ZEP520 resist is also shown in Fig. 2(a). The micro-composite ZEP520 resist has higher dry etching resistance than ZEP520 resist due to C₆₀ molecules which act as a highly resistant agent. Double layered resist could achieve a better anisotropic waveguide shape than that using single layered resist. When only ZEP-C₆₀ was used, several time spin coating and baking were needed to coat enough thickness and the bottom resist degraded due to over baking. Therefore, one conventional ZEP layer and one ZEP-C₆₀ is suit combination to obtain good waveguide shape.

![Cross section SEM images of Si waveguide shape using ZEP](image)

Fig. 2. Cross sectional SEM images of Si waveguide shape using ZEP.

![Exposure design of edge enhancement writing](image)

Fig. 3. The exposure design of edge enhancement writing for the reduction of sidewall roughness and proximity effects.

To achieve low optical loss in Si waveguides, reducing the sidewall roughness is the other important factor. We introduced edge enhancement writing EBL method. This method means that high exposure dose breaks up aggregates of resist polymer at the edge in order to reduce roughness of resist patterns, though inner area was dosed uniformly. Figure 3 shows how the edge enhancement writing was carried out by our process. Exposure dose conditions were optimized at the pattern edge to obtain both the reduction of proximity effects and the reduction of sidewall roughness. The exposure dose of fine lines along the pattern edges needed twice as much as that used for wide exposure of the inner area. Its dosage is 266μC/cm² with the width of 30 nm. Moreover, we made non exposure gap between the edge writing and the inner exposure area to reduce influence of proximity effects. The gap width was around 25 nm as shown in Fig. 3 and it was actually gone after the development.

The top cross sectional SEM views of the resist patterns for conventional (uniform writing in inner area) and improvement (edge-enhancement writing) are shown in Fig. 4 (a) and (b), respectively. The sidewall roughness was measured by commercial critical dimension (CD) measurement software. The sidewall roughness (3σ value) of the resists was reduced from 8.4 nm to 4.8 nm by the improvement of the EBL. Figure 5 (a) and (b) show the top cross sectional SEM view of Si waveguide after CF₄-RIE for these exposures, respectively. The sidewall roughness of the Si waveguides was reduced from 5.1 nm to 3.2 nm after the dry etching processes.

![ZEP double layered resist pattern](image)

Fig. 4. ZEP double layered resist pattern.

![Si waveguide after CF₄-RIE](image)

Fig. 5. Si waveguide after CF₄-RIE.

The reduction of propagation loss was expected by the reduction of sidewall roughness. The calculated scattering loss is smaller than 4.5 dB/cm with the measured 3σ value of 3.2 nm for Si waveguide.

Figure 6 shows the measured propagation loss of the fabricated Si wire waveguides with the size of 200×440 nm. The loss for TE mode was measured using Si wire waveguides of various lengths (2 mm, 6 mm, and 8 mm) at the wavelength of 1550 nm. A spherical lensed optical polarization maintaining fibers (PMF) with a 4.5 μm radius core size was used to couple the light from cleaved facets of the Si waveguide. The polarimeter and controller was used to control the polarization of the input light. As mentioned above, the side wall roughness of Si waveguide was reduced from 5.1 nm to 3.2 nm (3σ value).
by introducing the edge enhancement writing, and the propagation loss of Si waveguide was reduced from 6.0 dB/cm to 4.5 dB/cm for TE mode at 1550 nm as shown in Fig. 6. The propagation loss of the waveguide fabricated by using single ZEP520 layer (Fig. 2(a)) could not be measured because of its bad shape. As a result, we achieved the reduction of propagation loss due to reduction of sidewall roughness. As can be seen in Fig. 6, the coupling loss was around 11 dB of both facets, hence that between with the sample and the optical spherical lensed PMF was around 5.5 dB/facet for TE mode.

Figure 7 shows the polarization characteristic of Si waveguide of 6 mm length measured at 1550 nm. The polarization dependence of propagation loss was obtained due to difference of optical field distribution of TE/TM mode. The polarization characteristics show sinusoidal wave-like as shown in Fig. 7. TE/TM polarization dependent loss was about 4 dB.

In conclusion, the technique for coating the micro-composite ZEP520 resist with 10% C60 onto the ZEP520 resist is better for vertical shaping with CF₂-RIE. The propagation loss of the Si waveguide using the double layer resist was measured to be 6.0 dB/cm at 1550 nm. Moreover, we achieved the reduction of the sidewall roughness of Si core using edge enhancement EBL method. The sidewall roughness was 3.2 nm (σ value) for Si core, and then the propagation loss of Si waveguide with 200×440 nm was reduced to 4.5 dB/cm for TE mode at wavelength of 1550 nm. This is the lowest value of Si waveguide loss realized by parallel plate RIE etching and technologies proposed in this letter can be applicable to achieve other etching methods.

Acknowledgments

We would like to thank Professor Emeritus Y. Suematsu and President K. Iga for continuous encouragement, and Professors T. Mizumoto, K. Furuya, M. Asada, Y. Miyamoto, M. Watanabe of the Tokyo Institute of Technology for fruitful discussions. This research was partially supported by Grants-in-Aid for Scientific Research (#19002009, #19760231) from the Ministry of Education, Culture, Sports, Science and Technology (MEXT), Japan. This research was also supported by Takahashi foundation.