

論文 / 著書情報
Article / Book Information

題目(和文)	D, T, SRファジィフリップフロップとファジィメモリ基本素子の提案 ・論理解析及び回路設計
Title(English)	Proposal, Logical Analysis, and Circuit Design of D, T, SR Fuzzy Flip-Flops and Fuzzy Memory Elements
著者(和文)	吉田真一
Author(English)	Shin-ichi Yoshida
出典(和文)	学位:博士(工学), 学位授与機関:東京工業大学, 報告番号:甲第4807号, 授与年月日:2001年3月26日, 学位の種別:課程博士, 審査員:
Citation(English)	Degree:Doctor of Engineering, Conferring organization: Tokyo Institute of Technology, Report number:甲第4807号, Conferred date:2001/3/26, Degree Type:Course doctor, Examiner:
学位種別(和文)	博士論文
Type(English)	Doctoral Thesis

**Proposal, Logical Analysis, and Circuit Design
of D, T, SR Fuzzy Flip-Flops
and Fuzzy Memory Elements**

Shin-ichi Yoshida

supervised by

Professor Kaoru Hirota

Doctoral Thesis

Tokyo Institute of Technology

March 2001

平成12年度 博士（工学）学位論文

D, T, SR ファジィフリップフロップと
ファジィメモリ基本素子の提案・論理解析及び回路設計

東京工業大学

大学院総合理工学研究科 知能システム科学専攻

吉田真一

指導教官： 廣田 薫 教授

2001年3月

Abstract

This thesis proposes D, T, SR fuzzy flip-flops and two types of fuzzy memory elements in order to give a foundation of fuzzy temporal hardware system—fuzzy sequential circuits.

First, D, T, and SR fuzzy flip-flops are defined as basic elements of a fuzzy memory module. Their characteristics are shown under four operation systems: max-min logical $(1 - \cdot, \wedge, \vee)$, algebraic $(1 - \cdot, \cdot, +)$, bounded $(1 - \cdot, \odot, \oplus)$, and drastic $(1 - \cdot, \wedge, \Psi)$ operation systems. And then the inequalities between maxterm-expressed and minterm-expressed T fuzzy flip-flops, and between set-type and reset-type SR fuzzy flip-flops are analytically shown. The circuit areas of D, T, and SR fuzzy flip-flops decrease 2/3 to 1/2 of JK's, and delay times of them decrease 2/3 of JK's.

Next, the characteristics of D, T, and SR fuzzy flip-flops are logically analyzed when the fuzzy logical operation system $(\cdot^{\oplus}, \oplus, \otimes)$ is restricted to max-min logical operation system $(1 - \cdot, \wedge, \vee)$. Using the theory of B-ternary logic, fuzzy logical characteristics of the D, T, and SR fuzzy flip-flops are represented in B-ternary truth table, and fuzzy logical forms of all their characteristic functions are derived. Their structures of the partially ordered sets are distributive lattices, in particular, they are boolean lattices in the case of D and T fuzzy flip-flops under two kinds of partially ordered relation.

Finally, two type of fuzzy memory elements suitable for fuzzy inference are proposed. These fuzzy memory elements are able to memorize any fuzzy logical values $[0, 1]$ and able to execute fuzzy logical operations between a input value and the current value of a memory. Their circuits are also designed and the circuit areas and the delay times of these fuzzy memory elements are compared with those of fuzzy flip-flops. From these results, max-min type fuzzy memory element uses a half of the circuit area of SR fuzzy flip-flops and its delay time is 2/3 of that of SR fuzzy flip-flops.

This thesis concludes the advantage of proposed fuzzy memory elements for the fuzzy hardware system from the above-mentioned facts.

要旨

本論文は、ファジィ順序回路構築のために必要とされているファジィメモリ基本素子に関するものであり、D, T, SRファジィフリップフロップと2種類のファジィメモリ基本素子を提案し、それらをファジィメモリ及びファジィ推論システムへ適用する際の有用性について述べており、全5章から成っている。

第1章「Introduction」では、本研究の背景として、ファジィ順序回路構成におけるファジィメモリ基本素子の重要性、既存のファジィフリップフロップの問題点、並列ファジィ処理の有用性及び既存の並列ファジィプロセッサの問題点を述べている。

第2章「D, T, and SR fuzzy flip-flops」では、D, T, SRファジィフリップフロップのそれぞれの論理式を2値最簡形式で定義し、論理・代数・限界・激烈の四ファジィ論理演算系において、それらの特性をグラフで示すとともに、異なる論理式間で成り立つ大小関係を証明している。また、FPGAをターゲットデバイスとした回路設計・シミュレーションを計算機上で行い、回路規模・遅延時間に関して既存のJKファジィフリップフロップと比較し、T, SRファジィフリップフロップは、それぞれ回路規模で $2/3$, $1/2$, 遅延時間で $2/3$, $2/3$ になることを示している。Dファジィフリップフロップは、ラッチのみで構成されるため、組み合わせ回路部分の面積は0, 遅延時間はラッチと配線のみ(2.8ns)となっている。このことから、ファジィメモリ基本素子として、限定した機能のみを用いる場合、汎用的なJKファジィフリップフロップよりも提案したファジィフリップフロップを用いることが、回路規模・動作速度の点で優れていると結論づけている。

第3章「Logical analysis using max-min operation system」では、Max-Min論理演算系における、D, T, SRファジィフリップフロップの論理的特性の詳細を示している。Max-Min論理においてはファジィ論理とB3値論理が等価であることを用いて、D, T, SRファジィフリップフロップの3値真理値表を示し、2値の特性のMax-Min論理への拡張として許される特性は、それぞれ4, 1, 136種類しかないことを示し、それらの特性方程式をすべて導出している。SRファジィフリップフロップに関してはセット優先型及びリセット優先型の双方について求めている。また、ファジィ論理値及びあいまいさの2種の半順序関係において、それらの特性方程式間でブール束や分配束を成すことを

示し、それにより、異なる特性のファジィフリップフロップを組み合わせても、またファジィフリップフロップになることを示している。

第4章「Fuzzy memory elements」では、ファジィフリップフロップと独立して、Max-Min型、限界型の2種類のファジィメモリ基本素子を提案している。ファジィフリップフロップの特性やファジィ推論で多用される機能から、ファジィ情報処理で重要な機能をメモリ素子に付加し、その状態遷移を定義している。それらをFPGAをターゲットとして回路設計を行い、回路規模・遅延時間の観点から、D、T、SR、JKファジィフリップフロップと比較しており、特にMax-Min型は、メモリ基本素子として用いることのできるSRファジィフリップフロップよりも、回路規模で1/2、遅延時間で1/2になることを示している。また、JKファジィフリップフロップによるファジィレジスタ、Tファジィフリップフロップによるファジィ時制推論回路、及び並列汎用ファジィプロセッサKAFAと比較し、同じ要素数のファジィ集合を記憶するための回路面積を、それぞれの18%、27%、3.4%に減少できることを示している。

第5章「Conclusions」では、本論文の成果をまとめ、それが将来のファジィ順序回路構築の基礎になっていること、また大規模並列ファジィ情報処理回路の要素としても有用なことを述べており、将来的なハードウェアファジィシステムの記憶部に関する基礎を構築したと述べている。

以上、本論文は、ファジィメモリの基本回路として、D、T、SRファジィフリップフロップと2種のファジィメモリ基本素子を提案し、回路設計・シミュレーションを通して、回路規模・動作速度において既存の回路では不可能であった実用性を見通しをつけたものである。

Contents

1	Introduction	1
1.1	Background	1
1.2	Purpose	4
1.3	Overview	5
2	D, T, and SR fuzzy flip-flops	7
2.1	Introduction	7
2.2	Definition of D, T, and SR fuzzy flip-flops	8
2.2.1	D fuzzy flip-flop	8
2.2.2	T fuzzy flip-flop	8
2.2.3	SR fuzzy flip-flop	12
2.3	Circuit design of D, T, and SR fuzzy flip-flops using FPGA	21
2.3.1	D fuzzy flip-flop	22
2.3.2	T fuzzy flip-flop	23
2.3.3	SR fuzzy flip-flop	24
2.4	Performance of fuzzy flip-flops	28
2.5	Number of quantization bits	33
2.6	Summary	34
3	Logical analysis using max-min operation system	35
3.1	Introduction	35
3.2	Preliminaries	36

3.3	D fuzzy flip-flop	39
3.4	T fuzzy flip-flop	42
3.5	SR fuzzy flip-flop	45
3.6	Lattice structure of flip-flops	57
3.7	conclusion	60
4	Fuzzy memory elements	61
4.1	Introduction	61
4.2	Fuzzy memory element model	63
4.3	Circuit design	65
4.4	Discussion in terms of circuit areas and delay times	67
4.4.1	Comparison with fuzzy flip-flops	67
4.4.2	Comparison with Ozawa's JK fuzzy flip-flop with respect to the fuzzy membership memory	70
4.4.3	Comparison with KAFA with respect to the SIMD parallel general fuzzy processor	72
4.4.4	Comparison with Virant's T fuzzy memory cell with respect to the temporal fuzzy inference	76
4.5	Conclusion	78
5	Conclusions	80
5.1	Summary	80
5.2	Concluding remarks	81
5.3	Perspective	83
	Bibliography	84
	Publications	89
	Acknowledgement	91

List of Figures

1	A fuzzy combinatorial and sequential circuits	2
2	Parallel architecture of fuzzy hardwares	4
3	Characteristic of D fuzzy flip-flop	8
4	Characteristics of T fuzzy flip-flop (minterm)	13
5	Characteristics of T fuzzy flip-flop (maxterm)	13
6	Characteristics of SR fuzzy flip-flop (set type, logical)	17
7	Characteristics of SR fuzzy flip-flop (reset type, logical)	17
8	Characteristics of SR fuzzy flip-flop (set type, algebraic)	18
9	Characteristics of SR fuzzy flip-flop (reset type, algebraic)	18
10	Characteristics of SR fuzzy flip-flop (set type, bounded)	19
11	Characteristics of SR fuzzy flip-flop (reset type, bounded)	19
12	Characteristics of SR fuzzy flip-flop (set type, drastic)	20
13	Characteristics of SR fuzzy flip-flop (reset type, drast)	20
14	Circuit of D fuzzy flip-flop	22
15	Circuit of T fuzzy flip-flop (minterm, max-min operation)	23
16	Circuit of T fuzzy flip-flop (minterm, algebraic operation)	24
17	Circuit of T fuzzy flip-flop (minterm, bounded operation)	25
18	Circuit of T fuzzy flip-flop (minterm, drastic operation)	26
19	Circuit of set-type SR fuzzy flip-flop (max-min)	26
20	Circuit of reset-type SR fuzzy flip-flop (max-min)	27
21	Circuit of set-type SR fuzzy flip-flop (algebraic)	27

22	Circuit of reset-type SR fuzzy flip-flop (algebraic)	28
23	Circuit of set-type SR fuzzy flip-flop (bounded)	28
24	Circuit of reset-type SR fuzzy flip-flop (bounded)	29
25	Circuit of set-type SR fuzzy flip-flop (drastic)	29
26	Circuit of reset-type SR fuzzy flip-flop (drastic)	30
27	Circuit area (gates)	31
28	Delay time (ns)	31
29	Quantization bits and circuit area of set-type SR-FFF	32
30	Quantization bits and delay time of set-type SR-FFF	33
31	Partially ordered relation of ambiguity	37
32	Partially ordered relation of fuzzy values	37
33	Truth table of binary flip-flop	39
34	Truth table of D fuzzy flip-flop	39
35	Partially ordered relation of ambiguity of D fuzzy flip-flops	41
36	Partially ordered relation of fuzzy values of D fuzzy flip-flops	41
37	Characteristics of eq.(D1)	42
38	Characteristics of eq.(D2)	42
39	Characteristics of eq.(D3)	43
40	Characteristics of eq.(D4)	43
41	Truth table of binary T flip-flop	44
42	Truth table of T fuzzy flip-flop	44
43	Truth table of binary SR flip-flop	45
44	Truth table of set type SR flip-flop	46
45	Truth table of reset type SR flip-flop	46
46	Truth table of set type SR fuzzy flip-flop	47
47	Truth table of reset type SR fuzzy flip-flop	47
48	Hasse diagram of set type SR fuzzy flip-flop by partial order of ambiguity .	48

28	49	Hasse diagram of set type SR fuzzy flip-flop by partial order of values . . .	48
28	50	Hasse diagram of reset type SR fuzzy flip-flop by partial order of ambiguity	49
29	51	Hasse diagram of reset type SR fuzzy flip-flop by partial order of values . .	49
29	52	Concatenated structure of a lattice	50
30	53	Dataflow of Mamdani fuzzy inference	64
31	54	Max-Min type fuzzy memory element	64
31	55	Bounded type fuzzy memory element	66
32	56	Circuit of max-min type fuzzy memory element	66
33	57	Circuit of bounded type fuzzy memory element	67
37	58	Circuit areas of the max-min type fuzzy memory element and max-min fuzzy flip-flops	68
37	59	Delay times of the max-min type fuzzy memory element and max-min fuzzy flip-flops	68
39	60	Circuit areas of the bounded type fuzzy memory element and fuzzy flip-flops	69
39	61	Delay times of the bounded type fuzzy memory element and fuzzy flip-flops	69
1	62	Diagram of a Ozawa's fuzzy register (Ozawa 1989[11])	71
1	63	The architecture of KAFA (Kim 1997[16])	72
2	64	The block diagram of modified fuzzy memory element	73
2	65	The ports of modified fuzzy memory element	74
3	66	State transitions of modified fuzzy memory element	74
3	67	Circuit design of modified fuzzy memory element	75
4	68	Fuzzy membership memory using modified fuzzy memory elements	75
4	69	Fuzzy membership matching procedure using modified fuzzy memory ele- ments	76
5	70	Mamdani inference procedure using modified fuzzy memory elements . . .	77
6	71	The block diagram of FTU cell (Virant 1999 [30])	77
6	72	The block diagram of FTD cell (Virant 1999 [30])w	78

73 The architecture of Virant's fuzzy temporal inference (Virant 1999 [30]) . . . 78

報告

論


目

價

List of Tables

1	Comparison of functions	30
2	Functions of fuzzy memory elements and fuzzy flip-flops	71

Chapter Organization



報告
論
目
次

Chapter 1

Introduction

1.1 Background

Since 1980's, many electronic circuits that deal with fuzzy logical processing have been proposed. There are 2 streams of the research of fuzzy hardwares. One is fuzzy inference processors. The first fuzzy inference processor was proposed by Togai and Watanabe in 1986[29]. It is implemented as 4 bit parallel digital circuit using CMOS logic, and is able to do the Mamdani inference with 16 rules. Since the fuzzy inference is one of the most important applications of fuzzy logic, the research of fuzzy inference processor become a main stream of the research of fuzzy hardwares. Another stream of the fuzzy hardware research is concerned with analog fuzzy logic circuits. Since the fuzzy logic is a continuous multiple-valued logic, it can be regarded as an analog logic. Yamakawa et al. have proposed the fundamental analog fuzzy logic circuits[31][32][33][34]. They have implemented primitive fuzzy operations, i.e., fuzzy negation, maximum and minimum operations, and other t-norms and s-norms using current-mode analog circuits. In 1990s, more complicated analog mode fuzzy processors have been proposed, e.g., a fuzzy membership memory and a fuzzy inference processor[35][36][37].

All these fuzzy hardwares and processors are combinatorial circuits, whose output only depends on their input of the current time, while the past data or the contexts of circuits' inner states are ignored. This means that these conventional fuzzy circuits cannot realize




Figure 1: A fuzzy combinatorial and sequential circuits

the temporal functions like a memory (Figure 1).

For these problems, the concept of fuzzy flip-flop, which is a fundamental circuit of fuzzy memory element, was proposed in 1989[10] and implemented with analog transistor and TTL digital circuit[11]. Their theoretical consideration from a viewpoint of max-min fuzzy logic has been studied[21], and some experimental applications of JK fuzzy flip-flop have been proposed[4][6][12][14][30]. However, almost all the JK fuzzy flip-flops have been studied under max-min logical operation system $(1 - \cdot, \wedge, \vee)$. Furthermore, JK flip-flop, which is widely used for general purpose in binary logic, requires large circuit resources when generalized from binary logic $\{0, 1\}$ to multiple-valued fuzzy logic $[0, 1]$.

A fuzzy flip-flop cannot only memorize a fuzzy logical value, but is also able to perform some fuzzy logical operations—e.g. t-norms and s-norms. This shows that a fuzzy flip-flop can be considered as a small, simple fuzzy processor with a memory—i.e. a fuzzy logic in memory. In fact, Ozawa[11] and other researches of JK fuzzy flip-flops have treated several fuzzy logical operations between fuzzy sets and fuzzy inferences. However, these

researches were intended to search effective applications of fuzzy flip-flops, and did not be discussed from a viewpoint of cost and performance.

Most of the conventional fuzzy processors aim at the application of fuzzy logic control, and they are designed for fuzzy inference processing. Recently, the application area of fuzzy information processing has spread widely to, e.g., fuzzy data (knowledge) base, fuzzy information retrieval, and fuzzy image processing. In these applications, not only fuzzy inference but also other types of fuzzy information processing—e.g., fuzzy data matching, modifying membership functions—are required.

Previous works for these purposes have been realized in the form of software on conventional (binary) computers. But fuzzy set operations treat large data (many elements of fuzzy membership functions), and the total system performance is often low. Fuzzy set operations are essentially performed concurrently and parallelly. For these applications, general-purpose (not only for a fuzzy inference) fuzzy processors have been required. Li et al. have proposed the high performance general fuzzy processor KAFA (KAist Fuzzy Accelerator) using a FPGA device. KAFA adopts the SIMD parallel architecture, but each processing element has the potential of a small computer, and their circuits become complicated and large. Therefore, it is difficult to realize the system that treats the large membership memories using KAFA.

From this reason, the parallel architecture using smaller processing elements (fine grain) than KAFA is required (Figure 2).




Figure 2: Parallel architecture of fuzzy hardware

1.2 Purpose

In this dissertation, D, T, SR fuzzy flip-flops are proposed for the purpose of giving a foundation to realize fuzzy temporal hardware systems, namely fuzzy sequential circuits.

First, the characteristics of fuzzy flip-flops are shown under four typical fuzzy operation systems, in particular, they are logically analyzed in detail under max-min fuzzy logical operation systems ($1 - \cdot, \wedge, \vee$). These analysis of the characteristics is expected to support the future construction of the design methodology of fuzzy sequential circuits and fuzzy temporal systems.

In addition to fuzzy flip-flops, for the application of general fuzzy information processing, 2 types of fuzzy memory elements are also proposed. These can be used for the future fuzzy temporal applications as well as fuzzy flip-flops, furthermore they can also be used for conventional fuzzy applications existing in the real world. These can be considered to

belong to fine grain SIMD parallel fuzzy processors. Their circuit performance is shown to be higher than the conventional general fuzzy processors and fuzzy flip-flops when they are used for membership memories of fuzzy sets and for simple fuzzy set processors between the fuzzy sets. And for the purpose proposed in [11], [16] etc., it is more reasonable to use fuzzy memory elements proposed in this dissertation.

1.3 Overview

In Chapter 2, D, T, and SR fuzzy flip-flops are proposed as the fuzzy memory elements in order to treat the problems of the JK fuzzy flip-flop. Their logical characteristics are clarified in four—max-min $(1 - \cdot, \wedge, \vee)$, algebraic $(1 - \cdot, \cdot, +)$, bounded $(1 - \cdot, \odot, \oplus)$, and drastic $(1 - \cdot, \wedge, \psi)$ —fuzzy logical operation systems. Their circuits for the four operation systems are implemented using VHDL and circuit simulator/synthesizer on a workstation, and are compared with each other in terms of the circuit area and the delay times. The results show the circuit areas and the delay times of the proposed fuzzy flip-flops are improved to $1/2 \sim 1/3$ compared with those of the conventional JK fuzzy flip-flop.

In Chapter 3, from the viewpoint of fuzzy state machine, the details of the logical property of the D, T, and SR fuzzy flip-flops are analyzed using max-min logical operation system $(1 - \cdot, \wedge, \vee)$. All their characteristics that are possibly realized in the fuzzy logic $(1 - \cdot, \wedge, \vee)$ as extensions of the form in the binary logic are shown, and all logical forms that corresponds to them are derived. It is clarified that for all fuzzy flip-flops, their logical forms construct distributed lattices both under the partially order by fuzzy values and under the partially order by ambiguity. Moreover, the lattices constructed by the forms of D and T fuzzy flip-flops are boolean lattices and so are the lattices of conventional JK fuzzy flip-flop.

In Chapter 4, 2 types of fuzzy memory elements, which are max-min type and bounded type, are proposed for the general-purpose parallel fuzzy processors and fuzzy flip-flops. These fuzzy memory elements are proposed from the aspects of functions required for

fuzzy memory elements and state transitions to realize the functions. Proposed fuzzy memory elements can input and output an arbitrary fuzzy value at an arbitrary point of time and hold their memory values for an arbitrary length of time. In addition to these functions required for memory elements, fuzzy memory elements can execute the fuzzy logical operations between fuzzy input and fuzzy memory. Compared with the fuzzy memory using SR fuzzy flip-flops, the circuit area and the delay times of the max-min type fuzzy memory element are improved to $1/2$, $2/3$, respectively. Those of bounded type fuzzy memory elements equals to those of the JK fuzzy flip-flop, although it has 4 more fuzzy logical operations than the JK fuzzy flip-flop. From the viewpoint of the SIMD parallel architecture, max-min type and bounded type fuzzy memory elements are fine grain SIMD processors which can perform fuzzy logical operations. Therefore, membership memories using these memory elements can perform fuzzy set operations (e.g. maximum or minimum) between a input fuzzy set and a fuzzy set in the memory fast and easily. The number of elements of fuzzy set membership functions is more than 30 times bigger than that of KAFA for a same chip.

Chapter 2

D, T, and SR fuzzy flip-flops

2.1 Introduction

Concept of fuzzy flip-flop, which is a fundamental circuit of fuzzy memory element, was proposed in 1989[10] and implemented with analog transistor and TTL digital circuit[11]. Although their theoretical consideration from a viewpoint of max-min fuzzy logic has been studied[21], they dealt with only JK flip-flop and mainly used under max-min logical operation system $(1 - \cdot, \wedge, \vee)$. Furthermore, JK flip-flop, which is widely used in binary logic for general purpose, requires large circuit resources when generalized from binary logic $\{0, 1\}$ to multiple-valued fuzzy logic $[0, 1]$.

This chapter presents D, T, and SR fuzzy flip-flops, that are less functional but simpler and faster compared with JK fuzzy flip-flop, with their characteristics. Their FPGA circuits are also designed on Synopsys Design Compiler and its circuit areas and delay times are compared with those of conventional JK fuzzy flip-flop.

In Section 2.2, a fundamental definition of D, T, and SR fuzzy flip-flops are given, and Section 2.3 shows a result of circuit implementation to FPGA device. Finally, their performances are compared with each other in Section 2.4.

2.2 Definition of D, T, and SR fuzzy flip-flops

This section defines characteristic equations of D, T, and SR fuzzy flip-flops as fuzzification of their simplest logical forms in binary logic.

2.2.1 D fuzzy flip-flop

Characteristic function of D fuzzy flip-flop is

$$Q(t+1) = D(t). \quad (1)$$

Eq.(1) is a natural extension of the irredundant form of binary D flip-flop.

In the case of D fuzzy flip-flop, the output $Q(t+1)$ is equal to the input $D(t) \in [0, 1]$. It is the one clock delay element.

Figure 3 shows the characteristic of Eq.(1). In the Eq.(1), there is no logical operation, and the characteristics of all fuzzy logical operation systems are the same.

2.2.2 T fuzzy flip-flop

Characteristic functions of T fuzzy flip-flop are shown in Eq.(2) and Eq.(3), that are the extension of minterm expression and maxterm expression in binary logic, respectively.

$$Q(t+1)_{\text{MIN}} = (T \textcircled{\text{t}} Q^{\textcircled{\text{D}}}) \textcircled{\text{S}} (T^{\textcircled{\text{D}}} \textcircled{\text{t}} Q) \quad (2)$$




Figure 3: Characteristic of D fuzzy flip-flop

$$Q(t+1)_{\text{MAX}} = (T \textcircled{\text{S}} Q) \textcircled{\text{T}} (T^{\textcircled{\text{N}}} \textcircled{\text{S}} Q^{\textcircled{\text{N}}}) \quad (3)$$

In the case of T flip-flop, minterm expression and maxterm expression are irredundant forms and they are not unique. Although Eq. (2) and Eq. (3) are equivalent in binary logic, they are not in fuzzy logic. Now the differences between them are shown in the case of max-min, algebraic, bounded, and drastic fuzzy logical operation systems.

Theorem 1 When the fuzzy logical operation system $(\cdot^{\textcircled{\text{N}}}, \textcircled{\text{T}}, \textcircled{\text{S}})$ is max-min $(1 - \cdot, \wedge, \vee)$, algebraic $(1 - \cdot, \cdot, \dot{+})$, bounded $(1 - \cdot, \odot, \oplus)$, or drastic $(1 - \cdot, \wedge, \vee)$, then the inequality

$$Q_{\text{MIN}}(t+1) \leq Q_{\text{MAX}}(t+1), \quad (4)$$

holds. The equality always holds if and only if $(\cdot^{\textcircled{\text{N}}}, \textcircled{\text{T}}, \textcircled{\text{S}}) = (1 - \cdot, \wedge, \vee)$.

Proof

(i) Case of $(1 - \cdot, \wedge, \vee)$. For a simplified notation, time variable t will be omitted later.

$$\begin{aligned} Q_{\text{MAX}}^{\text{log}}(t+1) &= (T(t) \vee Q(t)) \wedge (T^{\textcircled{\text{N}}}(t) \vee Q^{\textcircled{\text{N}}}(t)) \\ &= (T \wedge Q^{\textcircled{\text{N}}}) \vee (T^{\textcircled{\text{N}}} \wedge Q) \\ &\quad \vee (T \wedge T^{\textcircled{\text{N}}}) \vee (Q \wedge Q^{\textcircled{\text{N}}}) \end{aligned} \quad (5)$$

Since the value of the third and the fourth terms in the right hand side are at most 1/2, minimum operations between them and the other terms whose values are greater than or

equal to $1/2$ keeps the same value (Kleene's equality).

$$\begin{aligned}
(5) &= (T \wedge Q^{\oplus}) \vee (T^{\oplus} \wedge Q) \\
&\quad \vee \{(T \wedge T^{\oplus}) \wedge (Q \vee Q^{\oplus})\} \\
&\quad \vee \{(Q \wedge Q^{\oplus}) \wedge (T \vee T^{\oplus})\} \\
&= (T \wedge Q^{\oplus}) \vee (T^{\oplus} \wedge Q) \\
&\quad \vee (T \wedge T^{\oplus} \wedge Q) \vee (T \wedge T^{\oplus} \wedge Q^{\oplus}) \\
&\quad \vee (T \wedge Q \wedge Q^{\oplus}) \vee (T^{\oplus} \wedge Q \wedge Q^{\oplus}) \\
&= (T(t) \wedge Q^{\oplus}(t)) \vee (T^{\oplus}(t) \wedge Q(t)) \\
&= Q_{\text{MIN}}^{\text{log}}(t+1) \tag{6}
\end{aligned}$$

(ii) Case of $(1 - \cdot, \cdot, \dot{+})$.

$$\begin{aligned}
Q_{\text{MIN}}^{\text{alg}}(t+1) &= (T(t) \cdot Q^{\oplus}(t)) \dot{+} (T^{\oplus}(t) \cdot Q(t)) \tag{7} \\
&= T(1-Q) + (1-T)Q - T(1-T)Q(1-Q) \\
&\leq T(1-Q) + (1-T)Q + T(1-T)Q(1-Q) \\
&= (T+Q-TQ) \cdot (T^{\oplus} + Q^{\oplus} - T^{\oplus}Q^{\oplus}) \\
&= (T(t) \dot{+} Q(t)) \cdot (T^{\oplus}(t) \dot{+} Q^{\oplus}(t)) \\
&= Q_{\text{MAX}}^{\text{alg}}(t+1)
\end{aligned}$$

(iii) Case of $(1 - \cdot, \odot, \oplus)$.

$$\begin{aligned}
Q_{\text{MIN}}^{\text{bdd}}(t+1) &= (T(t) \odot Q^{\oplus}(t)) \oplus (T^{\oplus}(t) \odot Q(t)) \\
&= \begin{cases} Q - T & (T \leq Q) \\ T - Q & (T \geq Q) \end{cases} \tag{8}
\end{aligned}$$

$$\begin{aligned}
Q_{\text{MAX}}^{\text{bdd}}(t+1) &= (T(t) \oplus Q(t)) \odot (T^{\oplus}(t) \oplus Q^{\oplus}(t)) \\
&= \begin{cases} T + Q & (T + Q \leq 1) \\ 2 - T - Q & (T + Q \geq 1) \end{cases} \tag{9}
\end{aligned}$$

Since $Q_{\text{MIN}}^{\text{bdd}}(t+1)$ is less than or equal to $Q_{\text{MAX}}^{\text{bdd}}(t+1)$ in all cases,

$$Q_{\text{MIN}}^{\text{bdd}}(t+1) \leq Q_{\text{MAX}}^{\text{bdd}}(t+1). \tag{10}$$

(iv) Case of $(1 - \cdot, \wedge, \vee)$.

$$\begin{aligned}
Q_{\text{MIN}}^{\text{dra}}(t+1) &= (T(t) \wedge Q^{\oplus}(t)) \vee (T^{\oplus}(t) \wedge Q(t)) \\
&= \begin{cases} Q & (T = 0) \\ T & (Q = 0) \\ 1 - Q & (T = 1) \\ 1 - T & (Q = 1) \\ 0 & (0 < T < 1, 0 < Q < 1) \end{cases} \quad (11)
\end{aligned}$$

$$\begin{aligned}
Q_{\text{MAX}}^{\text{dra}}(t+1) &= (T(t) \vee Q(t)) \wedge (T^{\oplus}(t) \vee Q^{\oplus}(t)) \\
&= \begin{cases} Q & (T = 0) \\ T & (Q = 0) \\ 1 - Q & (T = 1) \\ 1 - T & (Q = 1) \\ 1 & (0 < T < 1, 0 < Q < 1) \end{cases} \quad (12)
\end{aligned}$$

From the above results,

$$Q_{\text{MIN}}^{\text{dra}}(t+1) \leq Q_{\text{MAX}}^{\text{dra}}(t+1). \quad (13)$$

Q.E.D.

More general results, discussed below, are also obtained.

Theorem 2 If $(\cdot^{\oplus}, \oplus, \otimes)$ always satisfies the following semi-distributive law

$$\begin{aligned}
A \oplus (B \otimes C) &\geq (A \oplus B) \otimes (A \oplus C), \\
A \otimes (B \oplus C) &\leq (A \otimes B) \oplus (A \otimes C),
\end{aligned} \quad (14)$$

then the inequality

$$Q_{\text{MIN}}(t+1) \leq Q_{\text{MAX}}(t+1), \quad (15)$$

holds true.

Proof

$$\begin{aligned}
Q_{\text{MAX}}(t+1) &= (T(t) \textcircled{\text{S}} Q(t)) \textcircled{\text{T}} (T^{\textcircled{\text{N}}}(t) \textcircled{\text{S}} Q^{\textcircled{\text{N}}}(t)) \\
&\geq (T \textcircled{\text{T}} Q^{\textcircled{\text{N}}}) \textcircled{\text{S}} (T^{\textcircled{\text{N}}} \textcircled{\text{T}} Q) \\
&\quad \textcircled{\text{S}} (T \textcircled{\text{T}} T^{\textcircled{\text{N}}}) \textcircled{\text{S}} (Q \textcircled{\text{T}} Q^{\textcircled{\text{N}}}) \\
&\geq (T \textcircled{\text{T}} Q^{\textcircled{\text{N}}}) \textcircled{\text{S}} (T^{\textcircled{\text{N}}} \textcircled{\text{T}} Q) \\
&= Q_{\text{MIN}}(t+1)
\end{aligned} \tag{16}$$

Q.E.D.

Figure 4 shows the characteristics of the equation (2) using logical, algebraic, bounded, and drastic operation systems, respectively, while Figure 5 shows those of equation (3). These figures show the value of $Q(t+1)$ as a function of $Q(t)$ and $T(t)$.

From these figures, we can see that

$$\begin{aligned}
Q_{\text{MIN}}^{\text{dra}}(t+1) &\leq Q_{\text{MIN}}^{\text{bdd}}(t+1) \leq Q_{\text{MIN}}^{\text{alg}}(t+1) \\
&\leq Q_{\text{MIN}}^{\text{log}}(t+1) = Q_{\text{MAX}}^{\text{log}}(t+1) \leq Q_{\text{MAX}}^{\text{alg}}(t+1) \\
&\leq Q_{\text{MAX}}^{\text{bdd}}(t+1) \leq Q_{\text{MAX}}^{\text{dra}}(t+1)
\end{aligned} \tag{17}$$

holds true.

2.2.3 SR fuzzy flip-flop

Binary SR flip-flop which has three functions—bit set, bit reset, and hold—is a basic element of memory modules. If the set input $S = 1$, then the next state $Q(t+1) = 1$. If the reset input $R = 1$, then the next state $Q(t+1) = 0$. If $S = R = 0$, then the next state holds the current state, i.e., $Q(t+1) = Q(t)$. Although the input $S = R = 1$ is forbidden, there exist two types of SR fuzzy flip-flop in order to construct the characteristic function of SR flip-flop. One is set-type, whose $Q(t+1) = 1$ when $S = R = 1$, and another is reset-type, whose $Q(t+1) = 0$ when $S = R = 1$.




Figure 4: Characteristics of T fuzzy flip-flop (minterm)




Figure 5: Characteristics of T fuzzy flip-flop (maxterm)

Eq. (18) and Eq.(19) are the characteristic functions of set-type and reset-type SR fuzzy flip-flop, respectively.

$$Q_S(t+1) = S \textcircled{\text{S}} (R \textcircled{\text{R}} \textcircled{\text{T}} Q) \quad (18)$$

$$Q_R(t+1) = R \textcircled{\text{R}} \textcircled{\text{T}} (S \textcircled{\text{S}} Q) \quad (19)$$

Now an order relation between set-type and reset-type SR fuzzy flip-flop is shown in some cases. Under max-min, algebraic, and bounded operation systems, fuzzy truth value of set-type SR fuzzy flip-flop is always greater than or equal to that of reset-type. Needless to say, such a relation stands in binary logic.

Theorem 3 If an operation system $(\cdot \textcircled{\text{R}}, \textcircled{\text{T}}, \textcircled{\text{S}})$ satisfies inverse semi-distributive law

$$\begin{aligned} A \textcircled{\text{T}} (B \textcircled{\text{S}} C) &\leq (A \textcircled{\text{T}} B) \textcircled{\text{S}} (A \textcircled{\text{T}} C), \\ A \textcircled{\text{S}} (B \textcircled{\text{T}} C) &\geq (A \textcircled{\text{S}} B) \textcircled{\text{T}} (A \textcircled{\text{S}} C), \end{aligned} \quad (20)$$

then it satisfies

$$Q_S(t+1) \geq Q_R(t+1). \quad (21)$$

Proof

$$\begin{aligned} Q_S(t+1) &= S(t) \textcircled{\text{S}} (R \textcircled{\text{R}}(t) \textcircled{\text{T}} Q(t)) \\ &\geq (R \textcircled{\text{R}} \textcircled{\text{T}} S) \textcircled{\text{S}} (R \textcircled{\text{R}} \textcircled{\text{T}} Q) \\ &\geq R \textcircled{\text{R}} \textcircled{\text{T}} (S \textcircled{\text{S}} Q) \\ &= Q_R(t+1) \end{aligned} \quad (22)$$

Q.E.D.

Corollary 3 If $(\cdot \textcircled{\text{R}}, \textcircled{\text{T}}, \textcircled{\text{S}})$ is logical operation system $(1 - \cdot, \wedge, \vee)$ or algebraic operation system $(1 - \cdot, \cdot, \div)$, then the SR fuzzy flip-flop satisfies Eq.(21).

Theorem 4 If the operation system $(\cdot^{\oplus}, \oplus, \odot)$ is bounded operation system $(1 - \cdot, \odot, \oplus)$, Eq.(21) holds true.

Proof

$$\begin{aligned}
Q_S(t+1) &= S(t) \oplus (R^{\oplus}(t) \odot Q(t)) \\
&= \begin{cases} S+Q-R & (0 \leq Q-R \leq 1-S) \quad (\text{SA}) \\ 1 & (0 \leq 1-S \leq Q-R) \quad (\text{SB}) \\ S & (Q-R \leq 0) \quad (\text{SC}) \end{cases} \quad (23)
\end{aligned}$$

$$\begin{aligned}
Q_R(t+1) &= R^{\oplus}(t) \odot (S(t) \oplus Q(t)) \\
&= \begin{cases} S+Q-R & (R \leq S+Q \leq 1) \quad (\text{RA}) \\ 0 & (S+Q \leq R \leq 1) \quad (\text{RB}) \\ 1-R & (1 \leq S+Q) \quad (\text{RC}) \end{cases} \quad (24)
\end{aligned}$$

(SB) of Eq.(23) is always greater than or equal to all cases of (RA), (RB), and (RC) of Eq.(24), and (RB) of Eq.(24) is always smaller than or equal to all cases of (SA), (SB), and (SC) of Eq.(23), and (SA)-(RA) is 0. Therefore,

$$\begin{aligned}
(\text{SA})-(\text{RC}) &= S+Q-R-(1-R) \\
&= S+Q-1 \\
&\geq 0 \quad (\because 1 \leq S+Q) \quad (25)
\end{aligned}$$

$$\begin{aligned}
(\text{SC})-(\text{RA}) &= S-(S+Q-R) \\
&= -(Q-R) \\
&\geq 0 \quad (\because Q-R \leq 0) \quad (26)
\end{aligned}$$

$$\begin{aligned}
(\text{SC})-(\text{RC}) &= S-(1-R) \\
&= R-(1-S) \\
&\geq 0 \quad (\because Q-R \leq 0, 1 \leq S+Q) \\
&\quad \text{then } R \geq 1-S \quad (27)
\end{aligned}$$

Hence $Q_S(t+1) \geq Q_R(t+1)$ is obtained.

Q.E.D.

Next the characteristics of SR fuzzy flip-flop when the operation system is logical operation system $(1 - \cdot, \wedge, \vee)$, algebraic operation system $(1 - \cdot, \cdot, \dot{+})$, bounded operation system $(1 - \cdot, \odot, \oplus)$, and drastic operation system $(1 - \cdot, \wedge, \vee)$ are shown. Figure 6 shows the characteristics of set-type SR fuzzy flip-flop, and Figure 7 shows that of the reset-type under the max-min logical operation system $(1 - \cdot, \wedge, \vee)$. Figure 8 and Figure 9 show the characteristics of set-type and reset-type in the algebraic operation system $(1 - \cdot, \cdot, \dot{+})$, respectively. Figure 10 and Figure 11 show the characteristics of set-type and reset-type in the bounded operation system $(1 - \cdot, \odot, \oplus)$, respectively. Figure 12 and Figure 13 show the characteristics of set-type and reset-type in the drastic operation system $(1 - \cdot, \wedge, \vee)$, respectively. These figures show the value of $Q(t + 1)$ when $Q(t) = 0$, $Q(t) = 0.5$, and $Q(t) = 1$, respectively.




Figure 6: Characteristics of SR fuzzy flip-flop (set type, logical)




Figure 7: Characteristics of SR fuzzy flip-flop (reset type, logical)




Figure 8: Characteristics of SR fuzzy flip-flop (set type, algebraic)




Figure 9: Characteristics of SR fuzzy flip-flop (reset type, algebraic)




Figure 10: Characteristics of SR fuzzy flip-flop (set type, bounded)




Figure 11: Characteristics of SR fuzzy flip-flop (reset type, bounded)




Figure 12: Characteristics of SR fuzzy flip-flop (set type, drastic)




Figure 13: Characteristics of SR fuzzy flip-flop (reset type, drast)

In the logical operation system $(1-\cdot, \wedge, \vee)$, there is no uniform inequality between set-type and reset-type, which can be shown as follows. When $S = 0.5, R = 0.1, Q(t) = 0.9$

$$Q_S(t+1) = S \vee ((1-R) \wedge Q(t)) \quad (28)$$

$$= 0.5, \quad (29)$$

$$Q_R(t+1) = (1-R) \wedge (S \vee Q(t)) \quad (30)$$

$$= 0.9. \quad (31)$$

Therefore

$$Q_S(t+1) < Q_R(t+1). \quad (32)$$

And when $S = 0.5, R = 0.9, Q(t) = 0.9$

$$Q_S(t+1) = S \vee ((1-R) \wedge Q(t)) \quad (33)$$

$$= 0.5, \quad (34)$$

$$Q_R(t+1) = (1-R) \wedge (S \vee Q(t)) \quad (35)$$


$$= 0.1. \quad (36)$$

Therefore

$$Q_S(t+1) > Q_R(t+1). \quad (37)$$

2.3 Circuit design of D, T, and SR fuzzy flip-flops using FPGA

In this section, the results of FPGA circuit design of D, T, and SR fuzzy flip-flop are shown. Four-bit parallel architecture is used for the quantization of fuzzy value in order to compare with JK fuzzy flip-flop proposed in [11]. Namely, the value of fuzzy variable 0 is assigned to "0000" $(0)_{10}$, and 1 to "1111" $(15)_{10}$. But only in algebraic logical operation



design: D_MINI_MAX	designer:	date: 12/27/97
technology: flex8000_fpga	company:	sheet: 1 of 1

Figure 14: Circuit of D fuzzy flip-flop

system, one more bit is added and 0 is assigned to "00000" (0)₁₀, and 1 to "10000" (16)₁₀ in order to use normal adders and multipliers for convenience of circuit design.

Regarding the design of circuits, first, the behavior model is written using VHDL, and it is synthesized using Synopsys Design Compiler V1997.8. The library of target architecture is FLEX8000 which is FPGA of Altera. The computer used for the simulation is Sun SPARC Station 20, SunOS 4.1.4.

2.3.1 D fuzzy flip-flop

Figure 14 shows the circuit of D fuzzy flip-flop. It is the parallel connection of four binary D flip-flops.

Since D fuzzy flip-flop is composed of binary D flip-flops for output latches, the combinatorial part of its circuit area is 0. Delay time is 2.8ns for latches.




Figure 15: Circuit of T fuzzy flip-flop (minterm, max-min operation)

2.3.2 T fuzzy flip-flop

Max-min logical operation system Figure 15 shows the circuit of Eq. (2) in the logical operation system $(1 - \cdot, \wedge, \vee)$. The logical product and sum are realized as comparators.

Algebraic operation system Figure 16 shows the circuit of Eq. (2) in the operation system $(1 - \cdot, \cdot, +)$. An algebraic product is realized as a multiplier, and an algebraic sum as a multiplier and an adder.

Bounded operation system Figure 17 shows the circuit of Eq. (2) in the operation system $(1 - \cdot, \odot, \oplus)$. A bounded product and sum are composed of comparators and adders.




Figure 16: Circuit of T fuzzy flip-flop (minterm, algebraic operation)

Drastic operation system Figure 18 shows the circuit of Eq. (2) in the logical operation system $(1 - \cdot, \wedge, \vee)$. A drastic product and sum are composed of comparator with constants.

2.3.3 SR fuzzy flip-flop

Max-min logical operation system Figure 19 and Figure 20 show the circuit of set-type and reset-type SR fuzzy flip-flops in the logical operation system $(1 - \cdot, \wedge, \vee)$, respectively.

Algebraic operation system Figure 21 and Figure 22 show the circuit of set-type and reset-type SR fuzzy flip-flops in the algebraic operation system $(1 - \cdot, \cdot, \div)$, respectively.




Figure 17: Circuit of T fuzzy flip-flop (minterm, bounded operation)

Bounded operation system Figure 23 and Figure 24 show the circuit of set-type and reset-type SR fuzzy flip-flops in the bounded operation system $(1 - \cdot, \odot, \oplus)$, respectively.

Drastic operation system Figure 25 and Figure 26 show the circuit of set-type and reset-type SR fuzzy flip-flops in the drastic operation system $(1 - \cdot, \wedge, \vee)$, respectively.

SR fuzzy flip-flop requires 2 inputs while T fuzzy flip-flop requires 1. But its logical form is simpler than T fuzzy flip-flop, hence its circuit area is smaller than that of T fuzzy flip-flop. Although set-type and reset-type SR fuzzy flip-flop have the same number of logical operations, their operation sequences are different. This fact does not affect their circuit areas but their delay times. In all cases of reset-type SR fuzzy flip-flops, the fuzzy negation $R(t)^\odot$ and the t-norm $S(t) \odot Q(T)$ can be performed at the same time, then,




Figure 18: Circuit of T fuzzy flip-flop (minterm, drastic operation)




Figure 19: Circuit of set-type SR fuzzy flip-flop (max-min)




Figure 20: Circuit of reset-type SR fuzzy flip-flop (max-min)




Figure 21: Circuit of set-type SR fuzzy flip-flop (algebraic)

the total delay time decreases, while all fuzzy operations are sequentially performed in the case of set-type. The processing speed of a fuzzy negation almost equals to that of a maximum or a minimum operation, and the advantage of the reset-type increases when the processing speed of t-norm is high—e.g. max-min logical or drastic operation systems.




Figure 22: Circuit of reset-type SR fuzzy flip-flop (algebraic)




Figure 23: Circuit of set-type SR fuzzy flip-flop (bounded)

2.4 Performance of fuzzy flip-flops

Table 1 shows the comparison of functions that can be performed by various fuzzy flip-flops. The symbol “ Δ ” in JK-FFF[10] means that it can input arbitrary value only if both set-type and reset-type are used together and are configured appropriately.

Figure 27 shows circuit areas of D, T, and SR fuzzy flip-flops and that of unified form of JK fuzzy flip-flops[11][21] using logical, algebraic, bounded, and drastic operation




Figure 24: Circuit of reset-type SR fuzzy flip-flop (bounded)




Figure 25: Circuit of set-type SR fuzzy flip-flop (drastic)

systems, respectively. Figure 28 shows their delay times. “Area” in Figure 27 indicates the number of gates, while “Delay” in Figure 28 indicates the time(ns) that the signal runs from inputs to outputs.

Compared with JK fuzzy flip-flops[11][21], T and SR fuzzy flip-flops use $2/3$ and $1/2$




Figure 26: Circuit of reset-type SR fuzzy flip-flop (drastic)

Table 1: Comparison of functions

	Input	Hold	Negation
D-FFF	○	×	<i>times</i>
T-FFF	×	○	×
SR-FFF	○	○	×
JK-FFF[10]	△	○	○
JK-FFF[11][21]	○	○	○

area of circuit resources respectively, and their delay times are improved to $2/3$ of that of JK's in every operation system. This fact shows that the circuit area of fuzzy flip-flops is proportional to the number of t-norm, s-norm, and fuzzy negation. As D fuzzy flip-flop is composed of output latches only, both its circuit area and delay time are negligible.




Figure 27: Circuit area (gates)




Figure 28: Delay time (ns)




Figure 29: Quantization bits and circuit area of set-type SR-FFF

These results show that, proposed fuzzy flip-flops are improved with respect to circuit area and delay time, although their functions are more restricted than those of JK fuzzy flip-flop. This is because the number of operations, t-norm, s-norm, and fuzzy negation, is less than that of JK. Therefore, JK fuzzy flip-flop can be used for general purpose, whereas D, T, and SR fuzzy flip-flops, that are smaller than JK, are suitable for restricted cases. In particular, as SR fuzzy flip-flop has the functions for a memory, it can also be used as a fuzzy memory element like JK fuzzy flip-flop, while its circuit area is half of that of JK.




Figure 30: Quantization bits and delay time of set-type SR-FFF

2.5 Number of quantization bits

Figure 29 shows the relation between the number of quantization bits and the circuit area, and Figure 30 shows the relation between the number of quantization bits and the delay time in the case of set-type SR fuzzy flip-flop.

Under the fuzzy operation system $(1 - \cdot, \wedge, \vee)$, $(1 - \cdot, \odot, \oplus)$, and $(1 - \cdot, \wedge, \vee)$, the circuit area increases in proportion to the number of quantization bits. The reason of this is that they are constructed of comparator and adder, whose areas are in proportion to the quantization bits. Under $(1 - \cdot, \cdot, \div)$, the circuit area increases in proportion to the square of the quantization bits because it requires the multiplier.

Under $(1 - \cdot, \wedge, \vee)$, $(1 - \cdot, \cdot, \div)$, and $(1 - \cdot, \odot, \oplus)$, the delay time is proportion to the quantization bits. Under $(1 - \cdot, \wedge, \vee)$, the delay time does not increase with the

quantization bits because it only performs the comparison with a constant. In another word, $(1 - \cdot, \wedge, \vee)$ does not deal with the fuzziness.

The realization under $(1 - \cdot, \cdot, \dot{+})$ and $(1 - \cdot, \odot, \oplus)$ requires more circuit resources than under $(1 - \cdot, \wedge, \vee)$, $(1 - \cdot, \wedge, \vee)$ except the case of only 1 or 2 bits are used for the quantization of fuzzy values. The fuzzy operation system $(1 - \cdot, \wedge, \vee)$ hardly handle the fuzzy medium values and it is uncontinuous. Therefore max-min fuzzy logical operation $(1 - \cdot, \wedge, \vee)$ is the most useful for the real applications.

2.6 Summary

In this chapter, D, T, and SR fuzzy flip-flop are defined as basic elements of a fuzzy memory module. Their characteristics are shown under four operation systems: max-min logical $(1 - \cdot, \wedge, \vee)$, algebraic $(1 - \cdot, \cdot, \dot{+})$, bounded $(1 - \cdot, \odot, \oplus)$, and drastic $(1 - \cdot, \wedge, \vee)$ operation systems. And then the inequalities between maxterm-expressed and minterm-expressed T fuzzy flip-flops, and between set-type and reset-type SR fuzzy flip-flops are analytically shown. The circuit ares of D, T, and SR fuzzy flip-flops decrease 2/3 to 1/3 of JK's, and delay times of them decrease 2/3 to 1/2 of JK's.

Chapter 3

Logical analysis using max-min operation system

3.1 Introduction

In 1993, Mori and Mukaidono studied JK fuzzy flip-flop using max-min operation systems[21]. The methods are based on B-ternary logic[22], which is a model of Kleenean algebra. When its t-norm and s-norm are restricted to minimum and maximum operations, respectively, the fuzzy logic and B-ternary logic are equivalent[8][23][24][28]. Therefore, it is sufficient to analyze fuzzy logical functions only when the values of their fuzzy logical variables are $\{0, 1/2, 1\}$.

Using this property, Mori and Mukaidono made the B-ternary logical truth table (constituted by the values $\{0, 1/2, 1\}$) of the characteristic function of the JK fuzzy flip-flop, in which the values of the binary compatible parts are defined strictly, while those of the other parts are defined with ambiguity. From this result, they obtained 64 types of fuzzy principal disjunctive canonical equations, and showed that the equations constitute a distributive lattice.

In this chapter, logical properties of D, T, and SR fuzzy flip-flops, which have defined in the preceding chapter, are analyzed using the max-min logical operation system. All logical forms that are fuzzy extensions of binary flip-flops are obtained. Using 2 kinds

of partially ordered relations between different logical functions, which are equivalent under Boolean algebra (binary logic), partially ordered sets which the fuzzy extend logical forms of D, T, and SR fuzzy flip-flop constitute are shown as Hasse diagrams distributive lattices. In particular, these of D and T fuzzy flip-flops are Boolean lattices like the case of JK fuzzy flip-flop.

This result shows that a logical form of a fuzzy flip-flop, which is obtained by maximum and minimum operations between other logical forms of fuzzy flip-flop, is always valid a fuzzy logical function. In the case of D, T, and JK fuzzy flip-flops, the characteristics of logical functions as the extensions of binary maxterm and minterm expressions of flip-flop can be obtained from every other logical form by doing maximum and minimum operations with their complement. Furthermore, any characteristics of these fuzzy flip-flops can be obtained from any other logical functions of the fuzzy flip-flops by doing maximum or minimum operation with its relative complement.

Since this chapter treats only max-min logical operation system $(1 - \cdot, \wedge, \vee)$ as a fuzzy operation system, \wedge may be omitted for the convenience.

3.2 Preliminaries

Definition Partially ordered relation of ambiguity[22].

Let $a, b \in [0, 1]$, $a \stackrel{a}{\succeq} b$ if and only if $1/2 \geq a \geq b$ or $b \geq a \geq 1/2$.

Let $\mathbf{x}, \mathbf{y} \in [0, 1]^n$ be fuzzy vectors of n dimensions $\{x_1, x_2, \dots, x_n\}$, $\{y_1, y_2, \dots, y_n\}$. $\mathbf{x} \stackrel{a}{\succeq} \mathbf{y}$ if and only if $x_i \stackrel{a}{\succeq} y_i$ for every $i \in \{0, \dots, n\}$.

Let $f(\mathbf{x}), g(\mathbf{x})$ be fuzzy logical functions of n variables, $f \stackrel{a}{\succeq} g$ if and only if $f(\mathbf{x}) \stackrel{a}{\succeq} g(\mathbf{x})$ for all $\mathbf{x} \in [0, 1]^n$.

It is clear that $1/2$ is the most ambiguous, and 0 and 1 are the least ambiguous. Figure 31 shows the Hasse diagram of the partially ordered relation of ambiguity.




Figure 31: Partially ordered relation of ambiguity



Figure 32: Partially ordered relation of fuzzy values

Definition Partially ordered relation of fuzzy values[22].

Let $a, b \in [0, 1]$, $a \succeq^v b$ if and only if $a \geq b$.

Let $\mathbf{x}, \mathbf{y} \in [0, 1]^n$ be fuzzy vectors of n dimensions $\{x_1, x_2, \dots, x_n\}$, $\{y_1, y_2, \dots, y_n\}$, $\mathbf{x} \succeq^v \mathbf{y}$ if and only if $x_i \succeq^v y_i$ for every $i \in \{0, \dots, n\}$.

Let $f(\mathbf{x}), g(\mathbf{x})$ be fuzzy logical functions of n variables, $f \succeq^v g$ if and only if $f(\mathbf{x}) \succeq^v g(\mathbf{x})$ for all $\mathbf{x} \in [0, 1]^n$

□

This is a natural extension of ordered relation of boolean logic, and is generally considered as ordinary ordered relation in multiple-valued logic. In fact, this is a totally (linear) ordered relation. In this order, 0 and 1 are minimum and maximum, respectively, and 1/2 is the half.

Theorem 3.1[23] $f \equiv g$ in max-min fuzzy logic if and only if $f \equiv g$ in B-ternary logic.

Using this theorem, 3 important facts for max-min fuzzy logic are obtained.

- There are finite number of fuzzy extensions of a binary logical function.
- It is sufficient that the characteristics of a logical function are considered only when its fuzzy variables are $\{0, 1/2, 1\}$.
- The partially ordered sets of logical functions in B-ternary logic and max-min fuzzy logic have the same property.

Theorem 3.2[23] Let \mathbf{x}, \mathbf{y} be n -dimensional ternary vector $\{0, 1/2, 1\}^n$, and let $f : \{0, 1/2, 1\}^n \rightarrow \{0, 1/2, 1\}$ be a fuzzy logical function,

$$\mathbf{x} \succeq^a \mathbf{y} \implies f(\mathbf{x}) \succeq^a f(\mathbf{y}).$$

From this theorem, fuzzy logical functions hold ambiguity.

A fuzzy logical function $f(\mathbf{x})$ of n variables is called C-type logical function $f_C(\mathbf{x})$ if $\mathbf{x} \in \{0, 1/2, 1\}^n - \{0, 1\}^n \implies f(\mathbf{x}) = 1/2$. That is, if there is at least one variable whose value is 1/2 in $f(\mathbf{x})$ then the value of $f(\mathbf{x})$ is 1/2. The C means “canonical form” in binary logic. The C-type fuzzy logical function is the most ambiguous.

A fuzzy logical function $f(\mathbf{x})$ of n variables is called P-type logical function $f_P(\mathbf{x})$ if $f(\mathbf{x}) = 1/2 \Leftrightarrow \{f(\mathbf{x}') | \mathbf{x}' \in \{0, 1\}^n, \mathbf{x} \succeq^a \mathbf{x}'\} = \{0, 1\}$, $f(\mathbf{x}) < 1/2 \Leftrightarrow \{f(\mathbf{x}') | \mathbf{x}' \in \{0, 1\}^n, \mathbf{x} \succeq^a \mathbf{x}'\} = \{0\}$, $f(\mathbf{x}) > 1/2 \Leftrightarrow \{f(\mathbf{x}') | \mathbf{x}' \in \{0, 1\}^n, \mathbf{x} \succeq^a \mathbf{x}'\} = \{1\}$. The P means “prime implicant expansion” in binary logic. P-type fuzzy logical function is the least ambiguous.

From now on, for a logical function $f(\mathbf{x})$, $f_{CD}(\mathbf{x})$ indicates that f is a principal disjunctive canonical form in binary logic, and $f_{CC}(\mathbf{x})$ indicates that f is a principal conjunctive canonical form in binary logic.

$Q(t) \backslash D(t)$	0	1
0	0	0
1	1	1

Figure 33: Truth table of binary flip-flop

$Q(t) \backslash D(t)$	0	1/2	1
0	0	$\begin{matrix} 1/2 \\ 0 \end{matrix}$	0
1/2	1/2	1/2	1/2
1	1	$\begin{matrix} 1 \\ 1/2 \end{matrix}$	1

Figure 34: Truth table of D fuzzy flip-flop

3.3 D fuzzy flip-flop

In the boolean logic, D fuzzy flip-flop is defined as

$$Q(t+1) = D(t). \quad (38)$$

Its truth table is shown in Figure 33.

It can be generalized to B-ternary logic truth table(Figure 34).

The domain of the characteristic function is $D(t) \times Q(t) \in \{0, 1/2, 1\}^2$. When $(D(t), Q(t)) = (1/2, 0), (1/2, 1/2), (1/2, 1)$, the value of $Q(t+1)$ is uniquely determined as 1/2 because both 0 and 1 exists as the value of their neighbor boxes. In such a case, the value of characteristics changes halfway from 0 to 1 or from 1 to 0, and it must take 1/2 as its value. When $(D(t), Q(t)) = (0, 1/2)$, the value of $Q(t+1)$ can take 0 or 1/2, while it can take 1/2 or 1 in the case $(D(t), Q(t)) = (1, 1/2)$.

Therefore, 4 cases of characteristics of D flip-flop in B-ternary logic are considered according to the value of $Q(t+1)$ for $(D(t), Q(t)) = (0, 1/2), (1, 1/2)$. Principal disjunctive canonical forms of these characteristics are derived and shown in the following equations.

$$(D1) \quad Q(t+1) = DQ \vee DQ^{\oplus}$$

$$(D2) \quad Q(t+1) = DQ \vee DQ^{\oplus} \vee D^{\oplus}QQ^{\oplus}$$

$$(D3) \quad Q(t+1) = D$$

$$(D4) \quad Q(t+1) = D \vee D^{\oplus}QQ^{\oplus}$$

Eq.(D3), which is the fuzzy extension of the simplest binary form of the D flip-flop's logical function (eq.(38)), is also valid as characteristic function of D flip-flop in B-ternary logic.

These 4 types of D fuzzy flip-flops constitute a boolean lattice 2^2 of 4 elements in the partially ordered relation $\stackrel{a}{\succeq}$. Figure 35 shows its Hasse diagram. Eq.(D3) is the least ambiguous and eq.(D2) is the most. Figure 36 shows the Hasse diagram of the relation $\stackrel{v}{\succeq}$ of D fuzzy flip-flops. In the case of D fuzzy flip-flops, the partially ordered sets of the forms of D fuzzy flip-flops with these 2 relations are (order-, lattice-)isomorphic, which constitute boolean lattices 2^2 containing 4 elements.

In the case of eq.(D2), when $Q(t) = 1/2$, $Q(t+1)$ cannot take any value except $1/2$ whatever any value of $D(t)$ is inputted. In general, when $Q(t)$ is an arbitrary value, $Q(t+1)$ can only take the value between $Q(t)$ and $Q(t)^{\oplus}$. This means, in the case of eq.(D2), that a set operation cannot be done freely, and particularly when $Q(t+1) = 1/2$, any set operation cannot be done at all (cannot change to different value from $1/2$).

In the case of Eq.(D1), $Q(t+1)$ can only take the value less than $\max\{Q(t), Q(t)^{\oplus}\}$. In particular, $Q(t+1)$ can only take the value less than $1/2$ when $Q(t) = 1/2$. In the case of eq.(D1), it can be set to the value between 0 and $1/2$ freely, but not to the value larger than $1/2$.

The characteristics of Eq.(D4) is dual of that of (D1). It can be set to the value between $1/2$ and 1 freely, but not to the value less than $1/2$.




Figure 35: Partially ordered relation of ambiguity of D fuzzy flip-flops




Figure 36: Partially ordered relation of fuzzy values of D fuzzy flip-flops

In the case of eq.(D2) and eq.(D4), once the value 0 and 1 are set to their $D(t)$, respectively, their $Q(t+1)$ are 0 and 1, and then, any value can be set to $Q(t+2) = D(t+1)$. Therefore, it is controllable, but cannot be directly controlled.




Figure 37: Characteristics of eq.(D1)




Figure 38: Characteristics of eq.(D2)

3.4 T fuzzy flip-flop

In the boolean logic, T fuzzy flip-flop is defined as

$$Q(t+1) = (T \wedge Q^{\oplus}) \vee (T^{\oplus} \wedge Q) \quad (39)$$




Figure 39: Characteristics of eq.(D3)




Figure 40: Characteristics of eq.(D4)

$$Q(t+1) = (T \vee Q) \wedge (T^{\oplus} \vee Q^{\oplus}) \quad (40)$$

Eq.(39) is the principal disjunctive canonical form and eq.(40) is the principal conjunctive canonical form of a characteristic function of T flip-flop.

Its truth table is as follows.

$Q(t) \backslash T(t)$	0	1
0	0	1
1	1	0

Figure 41: Truth table of binary T flip-flop

$Q(t) \backslash T(t)$	0	1/2	1
0	0	1/2	1
1/2	1/2	1/2	1/2
1	1	1/2	0

Figure 42: Truth table of T fuzzy flip-flop

It can be generalized to B-ternary logic truth table(Figure 42).

In the case of T fuzzy flip-flop, there exists only one fuzzy extension of binary T flip-flop. For all $\{D(t), Q(t)\} \in \{0, 1/2, 1\}^2$, $Q(t+1)$ is uniquely defined.

3.5 SR fuzzy flip-flop

Figure 43 shows the truth table of SR flip-flop, where S means set function and R means reset function. When the set input of the current time $S(t)$ is 1, the output of the next time $Q(t+1)$ is 1, and when reset input $R(t)$ is 1, $Q(t+1)$ is 0. Both of $S(t)$ and $R(t)$ are 0, then the next output $Q(t+1)$ holds the current output $Q(t)$. If both of $S(t)$ and $R(t)$ are 1, then the next output $Q(t+1)$ is undefined. This is called “don’t care term” and indicated by “*” in the truth table.

In order to realize the SR flip-flop in binary logic, “don’t care term” is necessarily defined as 0 or 1. The former is called reset (preferred) type, the latter set (preferred) type. Figure 44 and figure 45 show the truth table of the set type and the reset type, respectively. Figure 46 and figure 47 show the extension of figure 44 and figure 45 to B-ternary logic, respectively.

In both of figure 46 and 47, there are 8 points whose values are compatible to that of binary logic, 11 points whose values are defined as $1/2$ uniquely, and 8 points, from ① to ⑧, undefined, i.e., whose values are able to take one of 2 values. In the 7 points, from ① to ⑦ of 8 undefined points, the values are chosen independently from the values of other points. However, the value of the point indicated by “*”, ⑧, depends on the values of other points. From this reason, the logical forms of SR fuzzy flip-flops do not constitute

	Q	0	0	1	1
	R	0	1	0	1
0	S	0	1	1	1
1		0	1	0	*

*: Don't care

Figure 43: Truth table of binary SR flip-flop

	Q	0	0	1	1
	S	0	1	0	1
R		0	1	1	1
0		0	1	1	1
1		0	1	0	1

Figure 44: Truth table of set type SR flip-flop

	Q	0	0	1	1
	S	0	1	0	1
R		0	1	1	1
0		0	1	1	1
1		0	1	0	0

Figure 45: Truth table of reset type SR flip-flop

a boolean lattice.

	Q	0	0	0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	1	1	1
	S	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1
R		0	$\frac{1}{2}$	1	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{1/2}$ ⑤	1	$\frac{1}{1/2}$ ③	1
	0	0	$\frac{1}{2}$	1	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{1/2}$ ⑤	1	$\frac{1}{1/2}$ ③	1
	$\frac{1}{2}$	$\frac{0}{1/2}$ ①	$\frac{1}{2}$	$\frac{1}{1/2}$ ④	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{1/2}$ ⑧*	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{1/2}$ ⑦
	1	0	$\frac{1}{2}$	1	$\frac{0}{1/2}$ ②	$\frac{1}{2}$	$\frac{1}{1/2}$ ⑥	0	$\frac{1}{2}$	1

Figure 46: Truth table of set type SR fuzzy flip-flop

	Q	0	0	0	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	1	1	1
	S	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1	0	$\frac{1}{2}$	1
R		0	$\frac{1}{2}$	1	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{1/2}$ ①	1	$\frac{1}{1/2}$ ②	1
	0	0	$\frac{1}{2}$	1	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{1/2}$ ①	1	$\frac{1}{1/2}$ ②	1
	$\frac{1}{2}$	$\frac{0}{1/2}$ ③	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$	$\frac{1}{2}$
	1	0	$\frac{0}{1/2}$ ④	0	$\frac{0}{1/2}$ ③	$\frac{0}{1/2}$ ⑧*	$\frac{0}{1/2}$ ⑥	0	$\frac{0}{1/2}$ ⑦	0

Figure 47: Truth table of reset type SR fuzzy flip-flop




Figure 48: Hasse diagram of set type SR fuzzy flip-flop by partial order of ambiguity




Figure 49: Hasse diagram of set type SR fuzzy flip-flop by partial order of values




Figure 50: Hasse diagram of reset type SR fuzzy flip-flop by partial order of ambiguity




Figure 51: Hasse diagram of reset type SR fuzzy flip-flop by partial order of values




Figure 52: Concatenated structure of a lattice

Figure 48, figure 49, figure 50, figure 51 show the Hasse diagrams of the partial orders of ambiguity and values for the set type and reset type of SR fuzzy flip-flops, respectively. All of them show the distributive but not Boolean lattices. Their common structure is that each of them constitute the distributive sublattice of the Boolean lattice of order 256 (2^8). They are also concatenation of 2^7 (Boolean lattice of order 128) and 2^3 (Boolean lattice of order 8) which are sublattices of them. Concatenation means 2^3 and sublattice 2^3 in 2^7 are connected as direct product (Figure 52).

All 136 logical forms of reset-type SR fuzzy flip-flop are shown in the followings table.

value of undefined points 1 2 3 4 5 6 7 8	logical form of $Q(t+1)$
$\frac{1}{2} \frac{1}{2} 000000$	$\bar{S}RQ \vee SRQ \vee SRQ$
$1 \frac{1}{2} 000000$	$\bar{S}\bar{R}Q \vee S\bar{R}$
$\frac{1}{2} 1000000$	$\bar{R}Q \vee S\bar{R}\bar{Q}$
11000000	$\bar{R}Q \vee S\bar{R}$
$\frac{1}{2} \frac{1}{2} \frac{1}{2} 000000$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}R\bar{R}\bar{Q}$
$1 \frac{1}{2} \frac{1}{2} 000000$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q}$
$\frac{1}{2} 1 \frac{1}{2} 000000$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}R\bar{R}\bar{Q}$
$11 \frac{1}{2} 000000$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q}$
$\frac{1}{2} \frac{1}{2} 000000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee S\bar{S}RQ\bar{Q}$
$1 \frac{1}{2} 000000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee S\bar{S}RQ\bar{Q}$
$\frac{1}{2} 1000000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{S}RQ\bar{Q}$
$11000000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee S\bar{S}RQ\bar{Q}$
$\frac{1}{2} \frac{1}{2} \frac{1}{2} 00000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}RQ\bar{Q}$
$1 \frac{1}{2} \frac{1}{2} 00000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}RQ\bar{Q}$
$\frac{1}{2} 1 \frac{1}{2} 00000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}RQ\bar{Q}$
$11 \frac{1}{2} 00000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}RQ\bar{Q}$
$\frac{1}{2} \frac{1}{2} 0 \frac{1}{2} 0000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee S\bar{S}R\bar{Q}$
$1 \frac{1}{2} 0 \frac{1}{2} 0000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} 1 0 \frac{1}{2} 0000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{S}R\bar{Q}$
$11 0 \frac{1}{2} 0000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} \frac{1}{2} \frac{1}{2} 0 \frac{1}{2} 000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}R\bar{Q}$
$1 \frac{1}{2} \frac{1}{2} 0 \frac{1}{2} 000 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} 1 \frac{1}{2} 0 \frac{1}{2} 000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}R\bar{Q}$
$11 \frac{1}{2} 0 \frac{1}{2} 000 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} \frac{1}{2} 00 \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}RQ\bar{Q}$
$1 \frac{1}{2} 00 \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}RQ\bar{Q}$
$\frac{1}{2} 1 00 \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q}$
$11 00 \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}RQ\bar{Q}$
$\frac{1}{2} \frac{1}{2} 0 \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q}$
$1 \frac{1}{2} 0 \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q}$
$\frac{1}{2} 1 \frac{1}{2} 0 \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q}$
$11 \frac{1}{2} 0 \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q}$
$\frac{1}{2} \frac{1}{2} 0 \frac{1}{2} \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$1 \frac{1}{2} 0 \frac{1}{2} \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} 1 0 \frac{1}{2} \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$11 0 \frac{1}{2} \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} \frac{1}{2} \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$1 \frac{1}{2} \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} 1 \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$11 \frac{1}{2} 0 \frac{1}{2} 00 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee \bar{S}R\bar{R}\bar{Q} \vee \bar{S}RQ\bar{Q} \vee S\bar{S}R\bar{Q}$
$\frac{1}{2} \frac{1}{2} 000 \frac{1}{2} 0 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee SRQ\bar{Q}$
$1 \frac{1}{2} 000 \frac{1}{2} 0 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R} \vee SRQ\bar{Q}$
$\frac{1}{2} 1 000 \frac{1}{2} 0 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R}\bar{Q} \vee SRQ\bar{Q}$
$11 000 \frac{1}{2} 0 \frac{1}{2}$	$\bar{R}Q \vee S\bar{R} \vee SRQ\bar{Q}$
$\frac{1}{2} \frac{1}{2} \frac{1}{2} 00 \frac{1}{2} 0 \frac{1}{2}$	$\bar{S}\bar{R}Q \vee S\bar{R}\bar{Q} \vee S\bar{R}Q \vee \bar{S}R\bar{R}\bar{Q} \vee SRQ\bar{Q}$

3.6 Lattice structure of flip-flops

As described in the preceding section, logical forms of all fuzzy flip-flops constitute a distributive lattice both in partial order of ambiguity and in partial order of values. More generally, the following theorem can be derived.

Theorem 3.3 At every point \mathbf{x} in the B-ternary truth table of the fuzzy extension of a binary logical function using max-min logic $(1-, \wedge, \vee)$, the value of the function $f(\mathbf{x})$ can be defined as unique value or one of 2 values.

Proof Suppose $f(\mathbf{x})$ can take any value of $\{0, 1/2, 1\}$ at $\mathbf{x} \in \{0, 1/2, 1\}^n$, \mathbf{x} must not be a binary vector $\{0, 1\}^n$ ($\because \mathbf{x} \in \{0, 1\}^n \Rightarrow f(\mathbf{x}) \in \{0, 1\}$). Then, there exist some binary vectors $\mathbf{x}' \in \{0, 1\}^n$ s.t. $\mathbf{x} \succeq^a \mathbf{x}'$. At such a point \mathbf{x}' , $f(\mathbf{x}')$ takes 0 or 1 uniquely. Since $\mathbf{x} \succeq^a \mathbf{x}' \Rightarrow f(\mathbf{x}) \succeq^a f(\mathbf{x}')$, the value of $f(\mathbf{x})$ takes one of the following three cases. $f(\mathbf{x})$ takes one of $\{0, 1/2\}$, if $f(\mathbf{x}')$ takes 0 at all binary \mathbf{x}' . $f(\mathbf{x})$ takes one of $\{1/2, 1\}$, if $f(\mathbf{x}')$ takes 1 at all binary \mathbf{x}' . If there exist both $f(\mathbf{x}')$ which takes 0 and $f(\mathbf{x}')$ which takes 1, $f(\mathbf{x})$ takes 1/2 uniquely. \square

Fuzzy logical forms as extensions of a binary logical form constitute a partially ordered set when the partial order is \succeq^a or \succeq^v . The structure is essentially defined by the points whose value is not defined uniquely. Let n be a number of these points, the partially ordered structure is order-isomorphic to that of a subset V of n -dimensional binary vectors \mathbf{v} . But there may exist a combination of the values that it can not be a B-ternary logical function, V may not be a Boolean lattice of 2^n order—e.g. SR fuzzy flip-flops. However, in the cases of D, T, and SR fuzzy flip-flops, fuzzy extensions of a binary logical function using max-min logic $(1-, \wedge, \vee)$ constitute a distributive lattice under the partial order \succeq^a .

Theorem 3.4 Let S be the set of 136 set-type SR fuzzy flip-flops. Any $s \in S$ can be represented as a 8-dimensional ternary vector (s_1, s_2, \dots, s_8) of undefined points ①, \dots , ⑧, where $s_1, s_2 \in \{0, 1/2\}$, $s_3, s_4, \dots, s_8 \in \{1/2, 1\}$. Then (S, \succeq^a) and (S, \succeq^v) are dual order-isomorphic.

Proof Let ϕ be as a following map.

$$\begin{array}{ccc} \phi: \{0, \frac{1}{2}\} & \longrightarrow & \{0, \frac{1}{2}\} \\ \cup & & \cup \\ 0 & \longmapsto & \phi(0) = \frac{1}{2} \\ \frac{1}{2} & \longmapsto & \phi(\frac{1}{2}) = 0 \end{array}$$

Let Φ be a map $\Phi(S) = \{\phi(s_1), \phi(s_2), s_3, s_4, \dots, s_8\}$. Because the values of s_1 and s_2 can be selected independently from other values, the image of Φ is S , i.e., $\Phi : S \longrightarrow S$. Clearly, Φ is a bijective.

For any $\mathbf{a}, \mathbf{b} \in S$, if $\mathbf{a} \succeq^a \mathbf{b}$, then $a_i \succeq^a b_i$ ($i = 1, 2, \dots, 8$). This means $a_i \succeq^v b_i$ for $i = 1, 2$. And then $\phi(b_i) \succeq^v \phi(a_i)$. For $i = 3, 4, \dots, 8$, $a_i \succeq^a b_i$ is equivalent to $b_i \succeq^v a_i$. Therefore $\Phi(\mathbf{b}) = (\phi(b_1), \phi(b_2), b_3, b_4, \dots, b_8) \succeq^v (\phi(a_1), \phi(a_2), a_3, a_4, \dots, a_8) = \Phi(\mathbf{a})$.

Hence Φ is a dual order-isomorphism from (S, \succeq^a) to (S, \succeq^v) . □

For example, the minimum set-type SR fuzzy flip-flop under the order of ambiguity $(0, 0, 1, 1, 1, 1, 1, 1)$ is mapped to $(1/2, 1/2, 1, 1, 1, 1, 1, 1)$, which is the maximum one under the order of values. The maximum set-type SR fuzzy flip-flop under the order of ambiguity $(1/2, 1/2, 1/2, 1/2, 1/2, 1/2, 1/2, 1/2)$ is mapped to $(0, 0, 1/2, 1/2, 1/2, 1/2, 1/2, 1/2)$ which the minimum one under the order of values.

Theorem 3.5 Let R be the set of 136 reset-type SR fuzzy flip-flops. Any $r \in R$ is represented as a 8-dimensional ternary vector (r_1, r_2, \dots, r_8) of undefined points ①, \dots , ⑧, where $r_1, r_2 \in \{1/2, 1\}$, $r_3, r_4, \dots, r_8 \in \{0, 1/2\}$. Then (R, \succeq^a) and (R, \succeq^v) are dual order-isomorphic.

Proof Let ψ be as a following map.

$$\begin{array}{ccc} \psi: \{\frac{1}{2}, 1\} & \longrightarrow & \{\frac{1}{2}, 1\} \\ \cup & & \cup \\ \frac{1}{2} & \longmapsto & \psi(\frac{1}{2}) = 1 \\ 1 & \longmapsto & \psi(1) = \frac{1}{2} \end{array}$$

Let Ψ be a map $\Psi(R) = \{\psi(r_1), \psi(r_2), r_3, r_4, \dots, r_8\}$. Because the values of r_1 and r_2 can be selected independently from other values, the image of Ψ is R , i.e., $\Psi: R \longrightarrow R$. Clearly, Ψ is a bijective.

For any $\mathbf{a}, \mathbf{b} \in R$, if $\mathbf{a} \succeq^a \mathbf{b}$, then $a_i \succeq^a b_i$ ($i = 1, 2, \dots, 8$). This means $b_i \succeq^v a_i$ for $i = 1, 2$. And then $\psi(a_i) \succeq^v \psi(b_i)$. For $i = 3, 4, \dots, 8$, $a_i \succeq^a b_i$ is equivalent to $a_i \succeq^v b_i$. Hence $\Psi(\mathbf{a}) = (\psi(a_1), \psi(a_2), a_3, a_4, \dots, a_8) \succeq^v (\psi(b_1), \psi(b_2), b_3, b_4, \dots, b_8) = \Psi(\mathbf{b})$.

Ψ is a order isomorphism from (R, \succeq^a) to (R, \succeq^v) . □

Corollary 3.6 Let f_1 and f_2 be fuzzy extensions of a binary logical function f of D, T, SR flip-flops, then maximum $f_{\max} = f_1 \vee f_2$ and minimum $f_{\min} = f_1 \wedge f_2$ are also fuzzy extension of f under both \succeq^a and \succeq^v .

For example, in 1989, Hirota and Ozawa proposed the unified logical form of JK fuzzy flip-flop, i.e., when $J(t) \geq K(t)$, the logical form of the characteristic function is the maxterm expression, when $J(t) \leq K(t)$, the minterm expression. Such a composition is always valid as a fuzzy extension of the original function.

$$Q(t+1) = \begin{cases} (J \vee Q) \wedge (K^{\oplus} \vee Q^{\oplus}) & (J \geq K) \\ (J \wedge Q^{\oplus}) \vee (K^{\oplus} \wedge Q) & (J \leq K) \end{cases}$$

From this theorem, such a composition is always valid as a fuzzy logical function.

In the case of D, T, and JK fuzzy flip-flop, the partially ordered relations of their fuzzy logical forms are Boolean lattices of 4, 1, and 64 elements, respectively. The reason of this is that the values of their logical functions are defined independently. And the binary vectors that represent the structure of partially ordered relation always valid as representations of logical forms.

All elements of a Boolean lattice have a unique complement. This means that all logical forms of D, T, and JK fuzzy flip-flops have a “unique complement” as a logical form. Characteristics of binary maxterm and minterm logical forms can be obtained from every logical form by doing maximum and minimum operations with their complement, respectively. Moreover, since a Boolean lattice is also relatively complemented, any characteristics as a fuzzy extension of a binary logical function can be obtained from any another fuzzy extended logical forms by doing maximum or minimum operation.

3.7 conclusion

The characteristics of D, T, and SR fuzzy flip-flop are logically analyzed when the fuzzy logical operation system $(\cdot^{\oplus}, \oplus, \otimes)$ is max-min logical operation system $(1 - \cdot, \wedge, \vee)$. Using the theory of B-ternary logic, fuzzy logical characteristics of the D, T, and SR fuzzy flip-flops are represented in B-ternary truth table, and fuzzy logical forms of all their characteristic functions are proposed. Using 2 kinds of partially ordered relation, it is shown that their structures of the partially ordered sets are distributive lattices, in particular, they are Boolean lattices in the case of D and T fuzzy flip-flops.

From this result, it is proved that the maximum or minimum operations between the different logical functions provide logical forms of valid logical functions. For example, Hirota and Ozawa’s composition of set type and reset type JK fuzzy flip-flops produces a new types of JK fuzzy flip-flop.

Chapter 4

Fuzzy memory elements

4.1 Introduction

In this chapter, 2 types of fuzzy memory elements are proposed. Fuzzy flip-flops, which have already been proposed in preceding chapter, are also considered as fuzzy memory elements. In fact, flip-flops are widely used as memory elements in binary logic. They can be expressed by logical forms, and then, their characteristics can be computed numerically and shown graphically. In particular, they can be derived analytically under the max-min logical operation system. Some mathematical properties are also derived and they give the foundation of fuzzy sequential system design methodology. However, in order to apply fuzzy flip-flops to fuzzy application existing in the real world, it has still the redundancy of the circuit resources.

Since binary flip-flops are widely used as a memory element in conventional binary computers, fuzzy flip-flops have been proposed as a fuzzy memory element. In binary flip-flops, 4 types—D, T, SR, and JK type—of flip-flops are available. As a memory element, SR flip-flop and JK flip-flop can be used. After their circuit implementation using some transistors (multi vibrator) are proposed, they are logically expressed as boolean logical forms for their logical analysis. Unfortunately, these kinds of logical forms have not been proposed so far from the viewpoint of memory elements, conventional fuzzy flip-flops are not optimized for realizing memory elements. Hence, when they are extended to fuzzy

logic, the corresponding fuzzy flip-flops expressed by the logical forms are not optimized for a fuzzy memory element. In binary logic, a memory element (1 bit memory) is realized by 4 or 6 transistors, and the optimization as the memory elements is not so important. In fuzzy logic, however, the circuit scale of the memory element is larger (50 or 500 transistors) than that of binary logic, and the optimized fuzzy memory element is needed.

In this chapter, the functions required for applying to fuzzy applications are proposed. The main application of fuzzy logic is Mamdani inference, which is widely used, in particular, in the control area. Based on the fuzzy operations that is needed for Mamdani inference, the functions for operating on the membership memory are implemented on a memory element. The behavior model of the fuzzy memory element is described by VHDL (Very high speed integrated circuit Hardware Description Language), while their electronic circuit model are designed and simulated by a circuit simulator and a circuit synthesizer on a work station. For the circuit synthesis, the FPGA (Field Programmable Gate Array), which is widely used for the trial design of a LSI, libraries are used for the target architecture. The circuit areas, the delay times (processing speed), and their functions of them are compared with conventional D, T, SR, and JK fuzzy flip-flops. Moreover, proposed fuzzy memory elements are compared with the KAFA[15][16], a general parallel fuzzy processor for the Mamdani inference. They are also compared with Ozawa's JK fuzzy flip-flops in terms of a fuzzy membership register, and are compared with Virant's T fuzzy memory cells from a viewpoint of a fuzzy temporal inference. In all cases, the circuit performance of proposed fuzzy memory elements are higher than all of them, and cardinality of fuzzy membership functions can be increased to 10 or 30 times of these of them.

4.2 Fuzzy memory element model

In this section, the functions required for a fuzzy memory are discussed. In binary logic, the following three functions are needed for a memory element[9].

- Input set data and reset data, i.e. memorize 0 and 1 at any point of time
- Hold a memory data for any length of time
- Output a memory data at any point of time

In multiple-valued logic, these three functions are realized for not only 0 and 1, but also for any multiple-valued value as a data to input, output, and memorize. As a fuzzy logical memory is one of the multiple-valued logical memory, a fuzzy memory element needs to realize these functions. In addition to these functions for a multiple-valued logical memory, a fuzzy memory element has to operate fuzzy functions which are suitable for fuzzy information processing.

Mamdani inference is a fuzzy processing which is widely used for real world applications, particularly in control area. In Mamdani inference, minimum and maximum operations are used. In general, minimum and maximum operations are most important and fundamental operations in fuzzy logic and are often used in various scene. First, these operations must be implemented in a fuzzy memory element. From this reason, the most fundamental fuzzy memory element is proposed as a figure 54. $I \in [0, 1]$, $Q \in [0, 1]$, $C \in \{0, 1, 2, 3\}$ indicate a fuzzy input value, a fuzzy memory and output value, and a control value, respectively. A control value C selects a behavior of a fuzzy memory element. When $C = 0$, the memory holds the current memory value, $C = 1$, a fuzzy value is inputted as a memory, $C = 2$, a minimum operation between a input and a memory is performed and the result is stored, $C = 3$, a maximum operation between a input and a memory is performed and the result is stored.

As for the other types of fuzzy inference, product-sum inference[13] and simple inference[13] are known. In these inference, algebraic product and sum (or algebraic sum) are used as




Figure 53: Dataflow of Mamdani fuzzy inference




Figure 54: Max-Min type fuzzy memory element

t-norm and s-norm, respectively. In order to implement the algebraic product and algebraic sum to circuits, the circuit areas have to be more than 5 times larger and the delay time is more than 5 times longer than those of minimum and maximum circuits. Using multipliers leads to such results, and including multipliers in memories is not realistic.

Bounded product and bounded sum are also occasionally used as t-norm and s-norm, respectively. Bounded product and bounded sum are the operations used in classical multiple-valued logic—Lukasiewicz logic, and they are valuable in terms of not only a practical viewpoint but also a theoretical viewpoint. Their implementations to the circuits are not difficult, because comparators and full adders, which are needed by bounded operations, are simple circuits. Moreover, for the application areas other than fuzzy inference—e.g. fuzzy expert system or knowledge base—, fuzzy negation is required. Fuzzy negation is realized by inverters (1 bit NOT circuit) and incrementers (a variation of adders), which are able to be simply implemented. Therefore, including these operations in memories is meaningful.

Based on the above discussion, the bounded-type fuzzy memory element is shown in figure 55 that is an extension of figure 54. As for the control signal C , new signal $C = 4, 5, 6$ are added for three new operations—fuzzy negation, bounded product, and bounded sum.

4.3 Circuit design

2 types of fuzzy memory element, which are discussed in the preceding section, are implemented to circuits. The behavioral model of their circuits are described using VHDL, while they are synthesized to real circuits using synthesis tool on a computer. Target architecture of the synthesis is a FPGA device, which is widely used for a experimental circuit design. Input and output fuzzy value $[0, 1]$ are expressed in 8 bit discrete value, 0 corresponds to "00000000"₍₂₎, 1 to "10000000"₍₂₎. It is noted that although the values larger than "10000000"₍₂₎ do not appear in the input and the output, they may appear




Figure 55: Bounded type fuzzy memory element




Figure 56: Circuit of max-min type fuzzy memory element

temporarily in the process.

Figure 56 shows the circuit of the max-min type fuzzy memory element. Figure 57 shows the circuit of the bounded type fuzzy memory element.




Figure 57: Circuit of bounded type fuzzy memory element

4.4 Discussion in terms of circuit areas and delay times

4.4.1 Comparison with fuzzy flip-flops

The circuit areas and the delay times of the circuits of the fuzzy memory elements designed in the preceding section are compared with those of the conventional fuzzy flip-flops. Concerning the max-min type fuzzy memory element and fuzzy flip-flops (realized by max-min fuzzy logic), figure 58 and figure 59 show the comparison of circuit areas and delay times, respectively. Concerning the bounded type fuzzy memory element and SR and JK fuzzy flip-flops (realized by max-min and bounded fuzzy logic), figure 60 and figure 61 show the comparison of circuit areas and delay times, respectively.

From the figure 58 and figure 59, the max-min type fuzzy memory element uses smaller circuit area and has faster delay time than those of any other fuzzy flip-flops except the D




Figure 58: Circuit areas of the max-min type fuzzy memory element and max-min fuzzy flip-flops




Figure 59: Delay times of the max-min type fuzzy memory element and max-min fuzzy flip-flops

fuzzy flip-flop, which is just a latch. The delay time of the bounded-type fuzzy memory element is almost equal to that of max-min SR fuzzy flip-flop and its circuit area is 1.5 or




Figure 60: Circuit areas of the bounded type fuzzy memory element and fuzzy flip-flops




Figure 61: Delay times of the bounded type fuzzy memory element and fuzzy flip-flops

2 times of that of conventional max-min type fuzzy flip-flops. Compared with bounded fuzzy flip-flops, the circuit area of the bounded fuzzy memory element is almost equal to that of bounded SR fuzzy flip-flop and is a half of that of JK fuzzy flip-flop. Its delay time is a half of SR's and 1/3 of JK's.

Also the functions realized by fuzzy memory elements and fuzzy flip-flops are compared in the table 2. To input any value and to hold the memory for any length of time are required as a minimum memory element. D fuzzy flip-flop does not satisfy the hold function and T fuzzy flip-flop does not satisfy the input function. Therefore, they can not be used for a fuzzy memory element. Although SR fuzzy flip-flop satisfies the minimum functions for a memory element, and it can be used for a memory element, it does not include any other functions, i.e., fuzzy operations, which is only a multiple-valued logical memory element. JK fuzzy flip-flop is also used as a memory element and it also includes the fuzzy negation as an additional fuzzy logical function. Max-min type fuzzy memory element has minimum memory functions, and minimum and maximum operations for fuzzy logical operations. Bounded type fuzzy memory element has the functions of bounded product, bounded sum, and fuzzy negation in addition to the functions of the max-min type fuzzy memory element.

Including the minimum and maximum operations in the memory element is the advantage, because these operations often occur for all elements in the fuzzy memberships in fuzzy information processing, e.g., Mamdani inference. Compared with performing these operations on the elements of a fuzzy subsets piece by piece sequentially, it is clear that the operation speed of the proposed approach is much faster. From another viewpoint, it can be viewed as a variation of SIMD (Single Instruction stream Multiple Data stream) parallel processing architecture.

Since the bounded type fuzzy memory element includes the fuzzy negation, bounded product, and bounded sum, it can be applied to fuzzy application area more widely, e.g. fuzzy database, and fuzzy expert system.

4.4.2 Comparison with Ozawa's JK fuzzy flip-flop with respect to the fuzzy membership memory

Fuzzy membership memory (also called as "fuzzy register" in [11]) has been proposed using JK fuzzy flip-flops[11]. Its fundamental diagram is shown in figure 62. Because a JK fuzzy

Table 2: Functions of fuzzy memory elements and fuzzy flip-flops

	Input	Hold	Min	Max	negation	Bdd pro	Bdd sum
D-FFF	○	×	×	×	×	×	×
T-FFF	×	○	×	×	×	×	×
SR-FFF	○	○	×	×	×	×	×
JK-FFF	○	○	×	×	○	×	×
Maxmin FMEM	○	○	○	○	×	×	×
Bdd FMEM	○	○	○	○	○	○	○




Figure 62: Diagram of a Ozawa's fuzzy register (Ozawa 1989[11])

flip-flop can represent a fuzzy value, the fuzzy membership memory is constituted by n JK fuzzy flip-flops, where n indicates the cardinal number of the universe of discourse of the support set. It can set and reset arbitrary shaped fuzzy membership function. Also it can perform fuzzy (e.g. maximum and minimum) composition.

Compared with the case of using JK fuzzy flip-flops, max-min type fuzzy memory element occupies 18% circuit area of JK's. On the occasion of constructing a fuzzy membership memory on a same LSI chip, the number of elements of fuzzy sets can be increased to 5 times as many as the case of JK fuzzy flip-flops. For example, when a




Figure 63: The architecture of KAFA (Kim 1997[16])

10000-gate-chip is used to realize the fuzzy membership memory, the maximum number of the elements of fuzzy membership functions is 588 using max-min type fuzzy memory elements, while that is 104 using JK fuzzy flip-flops.

4.4.3 Comparison with KAFA with respect to the SIMD parallel general fuzzy processor

As a general fuzzy processor, KAFA(KAist Fuzzy Accelerator) has been proposed[15][16]. KAFA is composed of a main controller and 128 fuzzy processing elements, and it is connected with a host computer. The main controller accepts some instruction from the host computer, controls all fuzzy processing elements parallelly. A fuzzy processing element has some 8bit-registers, a fuzzy arithmetic logical unit, and some 8bit-memories. KAFA can memorize some membership functions and perform the fuzzy logical operation between them concurrently. In this viewpoint, KAFA can be considered as a fuzzy membership memory with a fuzzy logical operators.

The KAFA architecture is shown in Figure 63

KAFA is designed as a general fuzzy information processor, and it has a large ability. For example, KAFA also has the ability to perform some types of defuzzifications, e.g., the center of gravity method and the highest grade method. It can perform a fuzzy inference like other fuzzy controllers only by itself. From this reason, a fuzzy processing element




Figure 64: The block diagram of modified fuzzy memory element

becomes large and complicated. In fact, a fuzzy processing element has the same ability as an 8bit micro-processor. One fuzzy processing element uses 3000 gates of its area (using XC3804 device).

In order to compare with KAFA, some ports and buffers are added to proposed max-min type fuzzy memory element. Its block diagram is shown in Figure 64 and the ports are indicated in Figure 65. Its state transition is shown in Figure 66. Its circuit design is shown in Figure 67. From the result of the circuit synthesis, its circuit area is 103.5 gates and the minimum delay time is 20.8ns.

Modified max-min type fuzzy memory elements are placed as Figure 68 to memorize the fuzzy membership functions. The fuzzy membership matching for Mamdani inference can be performed like in Figure 69, and Mamdani inference can be performed like in Figure 70.

If the fuzzy processing elements are replaced to max-min type fuzzy memory elements, the circuit area is reduced to 3.4% of that of KAFA. The number of elements of a fuzzy




Figure 67: Circuit design of modified fuzzy memory element




Figure 68: Fuzzy membership memory using modified fuzzy memory elements

membership function can be increased to 30 times or more of KAFA's. Therefore, when only the simple fuzzy operations, e.g., Mamdani inference or max-min operation between membership functions, are performed, KAFA's fuzzy processing elements can be replaced to the proposed fuzzy memory elements, and cardinality of membership functions can be increased to 30 times of KAFA's or more.




Figure 69: Fuzzy membership matching procedure using modified fuzzy memory elements

4.4.4 Comparison with Virant's T fuzzy memory cell with respect to the temporal fuzzy inference

In 1999, some applications of T fuzzy flip-flop (also called T fuzzy memory cell) were proposed[30]. From the problem of T fuzzy flip-flop, some types of modified T fuzzy flip-flops were proposed in [30]. Using the max-min logical operation system, T fuzzy flip-flop cannot input and memorize any new value when it takes 1/2 as a value of $Q(t)$. Therefore, in [30], "Set" and "Reset" functions were attached by adding new input ports, and were called "FTU cell" and "FTD cell", respectively (Figure 71, 72).

Using these T fuzzy flip-flops, applications to fuzzy temporal inference were proposed. The architecture is shown in Figure 73.

In [30], however, only the functions and roles were discussed, and circuit implementation was out of the discussion. For these applications, T fuzzy flip-flops (T fuzzy memory cells) can also be replaced to proposed fuzzy memory elements. And the circuit area




Figure 70: Mamdani inference procedure using modified fuzzy memory elements




Figure 71: The block diagram of FTU cell (Virant 1999 [30])

of each cells can be reduced to 27% and delay time can be reduced to 68% of T fuzzy memory cells proposed in [30].




Figure 72: The block diagram of FTD cell (Virant 1999 [30])w




Figure 73: The architecture of Virant's fuzzy temporal inference (Virant 1999 [30])

4.5 Conclusion

In this chapter, 2 type of fuzzy memory elements suitable for fuzzy inference are proposed. These fuzzy memory elements are able to memorize any fuzzy logical values $[0, 1]$ and able to operate fuzzy logical operations between a input value and the current value of a memory. Max-min type fuzzy memory element is able to operate minimum and maximum fuzzy logical operation. In addition to them, bounded type fuzzy memory element is able to operate fuzzy negation, bounded product, and bounded sum. Their behavioral model are described by VHDL, and their circuit are designed using a circuit design and synthesis tool. For the library of the target architecture of the circuit synthesis, FPGA library is used. The circuit areas and the delay times of these fuzzy memory elements and fuzzy

flip-flops are compared. From these results, max-min type fuzzy memory element uses a half of the circuit area of SR and JK fuzzy flip-flops (realized by minimum and maximum operations), which can be used as a memory element. And its delay time is $2/3$ of that of SR and JK fuzzy flip-flops. Bounded type fuzzy memory element uses 1.5 or 2 times of the circuit area of JK fuzzy flip-flop (max-min type) and uses $1/2$ of that of JK fuzzy flip-flop (realized by bounded operations). It is almost equal to the circuit area of SR fuzzy flip-flop realized by bounded operations, while its delay time is almost equal to that of SR fuzzy flip-flop realized by max-min operations and is $1/2$ or $1/3$ of SR and JK fuzzy flip-flops realized by bounded operations.

Fuzzy memory elements are realized in smaller circuit areas and have faster processing speed than the fuzzy flip-flops. Furthermore, additional fuzzy operations are also implemented. In fuzzy information processing, fuzzy logical operation between membership functions are often used. Since fuzzy memory elements support fuzzy functions, it makes processors' loads light by processing fuzzy logical operation between membership functions parallelly. It makes total system performances high compared with using conventional memories and fuzzy inference processors.

Chapter 5

Conclusions

In this chapter, the research on fuzzy memory elements in this dissertation is concluded. After summarizing the content of this dissertation, the conclusion of this dissertation is drawn from the viewpoints of the foundation of fuzzy sequential circuit, the fuzzy logic theory, and the parallel fuzzy hardware architecture. The future prospects of the research on fuzzy memories and fuzzy hardwares are discussed at the end of this chapter.

5.1 Summary

In this dissertation, at first, D, T, and SR fuzzy flip-flops were proposed and their characteristics were clarified in four—max-min, algebraic, bounded, drastic—fuzzy logical operation systems. Their circuits for the four operation systems were designed using VHDL and circuit simulator/synthesizer on a workstation, and were compared with each other in terms of the circuit area and the delay times.

Next, the details of the logical property of the D, T, and SR fuzzy flip-flops were analyzed using max-min logical operation system $(1 - \cdot, \wedge, \vee)$. All their characteristics that are possibly realized in the fuzzy logic $(1 - \cdot, \wedge, \vee)$ as extensions of the form in the binary logic are shown, and the corresponding logical forms are derived completely. The number of fuzzy extended logical forms of D, T, and SR flip-flops are 4, 1, and 136 respectively. In the case of SR flip-flops, 2 types of logical characteristics exist in binary

logic regarding the treatment of “Don’t care”, which are “set preferred type” and “reset preferred type”. In both case, there are 136 fuzzy logical forms for each type. In all cases of fuzzy flip-flops, their logical forms construct distributed lattices both in the partial order by fuzzy values and in the partial order by ambiguity. In particular, the lattices constructed by the forms of D and T fuzzy flip-flops are boolean lattice as well as that of JK fuzzy flip-flop.

2 types of fuzzy memory elements were proposed from the viewpoint of the functions required for memory elements in order to apply them to the fuzzy membership memories. Fuzzy memory elements can input and output any fuzzy value at any point of time, while holding their memory value for any length of time. In addition to the functions required for memory elements, fuzzy logical operations between fuzzy input and fuzzy memory can be operated. From this reason, membership memories using these memory elements can perform fuzzy set operations (e.g. maximum and minimum) between input fuzzy set and fuzzy set in the memory fast and easily. In most fuzzy applications—e.g. Mamdani fuzzy inference and fuzzy set matching, these fuzzy set operations occur frequently, whereas conventional fuzzy processors and memories cannot do them efficiently and flexibly.

5.2 Concluding remarks

Totally, 5 types of fuzzy memory elements were proposed in this dissertation, which are D, T, SR fuzzy flip-flops, max-min type fuzzy memory element, and bounded type fuzzy memory elements. These memory elements can be regarded as a kind of fuzzy sequential circuits. For the use of general purposes—e.g. a memory—, the sequential circuits must be controllable, in other words, their state diagrams must be strongly connected. The irredundant form of D fuzzy flip-flop is not a state machine because it does not have the term including $Q(t)$ in its right-hand side. All forms of T fuzzy flip-flop are not controllable because they cannot set any input value except $1/2$ when their $Q(t) = 1/2$. Therefore D and T fuzzy flip-flops cannot be used for the fuzzy memory elements.

D, T, and SR fuzzy flip-flops can be represented by logical form, and then they can be analyzed logically in terms of the max-min fuzzy logic (Kleenean Algebra). As opposed to fuzzy flip-flops, max-min type and bounded type fuzzy memory elements cannot be represented by fuzzy logical form, but are represented as state transition tables. This fact leads to that it is difficult to analyze them logically. However, their circuits are small ($1/2$ of SR fuzzy flip-flop) and fast ($2/3$ delay of SR fuzzy flip-flop), and they also realize some fuzzy operations between input fuzzy value and memory. In particular, when the membership memories of fuzzy sets are constructed by proposed fuzzy memory elements, these operations make the performance of fuzzy set operation between inputs and memories can be increased effectively.

These memory elements (including fuzzy flip-flops) can be considered a memory that has simple logical operation, i.e., "Logic In Memory". For more than 50 years, all general computers have been designed as the Neumann architecture. On the other hand, in application-specific areas, ASICs have been used—e.g. fuzzy logic controller. Proposed memory elements give the foundation of making a general fuzzy hardware (i.e., fuzzy computer) that is not a Neumann computer. From the viewpoint of computer architecture, proposed fuzzy memory elements are SIMD (Single Instruction Stream Multiple Data Stream) parallel architecture. Generally speaking, fuzzy set operations are essentially SIMD parallel—i.e., a single fuzzy logical operation is performed on multiple elements in fuzzy sets, and SIMD parallel architecture is well suited to fuzzy set operation. Moreover, in order to apply them to fuzzy database, a fuzzy set tends to be large, and a fine grain parallel architecture like a Logic In Memory, compared with a coarse grain parallel architecture like the KAFA that has difficulty in realizing large membership memories, is required.

5.3 Perspective

Two main prospects are considered for proposed fuzzy memory elements, one is SIMD parallel fuzzy processor, and another is fuzzy temporal circuits, i.e., sequential circuits, finite state machines, and fuzzy automata.

Applications of a SIMD parallel fuzzy processor are many fuzzy processing proposed previously including fuzzy logic control using fuzzy inference. Other than fuzzy logic control that have been studied as its application so far, fuzzy clustering, fuzzy data/knowledge base and processing, fuzzy image processing, and more applications that have been realized by software and conventional computers are possibly the target of proposed memory elements, and the performance of these applications is expected to be improved by them. Furthermore, compared with conventional fuzzy logic controller, proposed fuzzy memory elements are general purpose and are flexibly used.

Recently, the some experimental applications of the fuzzy temporal processing have been proposed[7][18][20]. Proposed fuzzy memory elements can be used for these applications. In order to develop the knowledge base, intelligent systems, human-like systems, and etc., temporal logics are important and some fuzzy temporal logics have been researched experimentally. These research areas are now developing and proposed fuzzy memory will be useful for making more complicated fuzzy logic circuits in the future.

Bibliography

- [1] I.Baturone, S.Sanchez-Solano, A.Barriga, J.L.Juertas: "Implementation of CMOS Fuzzy Controllers as Mixed-Signal Integrated Circuits", IEEE Transactions on Fuzzy Systems, Vol.5 No.1, pp.1-19 (1997)
- [2] V.Catalina, A.Puliafito, M.Russo, L.Vita: "A VLSI Fuzzy Inference Processor Based on a Discrete Analog Approach", IEEE Transactions on Fuzzy Systems, Vol.2 No.2, pp.93-106 (1994)
- [3] A.Costa, A.D.Gloria, M.Olivieri: "Hardware Design of Asynchronous Fuzzy Controllers", IEEE Transactions on Fuzzy Systems, Vol.4 No.3, pp.328-338 (1996)
- [4] J.Diamond, W.Pedrycz, D.McLeod: "Fuzzy JK Flip-Flop as Computational Structures Design and Implementation", IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol.41 No.3, pp.215-226 (1994)
- [5] H.Eichfeld, T.Kunemund, M.Menke: "A 12b General-Purpose Fuzzy Logic Controller Chip", IEEE Transactions on Fuzzy Systems, Vol.4 No.4, pp.460-475 (1996)
- [6] L.Gniewek, J.Kluska: "Family of Fuzzy J-K Flip-Flops Based on Bounded Product, Bounded Sum and Complementation" , IEEE Transactions on Systems, Man, and Cybernetics—Part B: Cybernetics, Vol.28 No.6, pp.861-868 (1998)
- [7] J.L.Grantner, G.Fodor, D.Driankov: "Application of the fuzzy state fuzzy output finite state machine to the problem of recovery from violations of ontological assump-

- tions", Intelligent Engineering Systems through Artificial Neural Networks ASME, Vol.6, pp.277-282, Fairfield NJ USA (1996)
- [8] Y.Hata, K.Nakashima, K.Yamato: "Some fundamental properties of multiple-valued Kleenean functions and determination of their logic formulas", IEEE Transactions on Computers, Vol.42 No.8, pp.950-961 (1993)
- [9] Higuchi, Kameyama: "Multiple-valued information processing—Post-binary electronics", pp.50-55, Shokodo Pub. (1989)
- [10] K.Hirota, K.Ozawa: "Concept of Fuzzy Flip-Flop", IEEE Transactions on Systems, Man, and Cybernetics, Vol.19 No.5, pp.980-997 (1989)
- [11] K.Hirota, K.Ozawa: "Fuzzy Flip-Flop and Fuzzy Registers", Fuzzy Sets and Systems (North-Holland), Vol.32 No.2, pp.139-148 (1989)
- [12] K.Hirota, W.Pedrycz: "Designing sequential systems with fuzzy J-K flip-flops", Fuzzy Sets and Systems (North-Holland), Vol.39 No.3, pp.261-278 (1991)
- [13] K.Hirota: "Introduction to Fuzzy Expert System", pp.21-28, Ohm Pub. (1993) (in Japanese)
- [14] K.Hirota, W.Pedrycz: "Design of Fuzzy Systems With Fuzzy Flip-Flops", IEEE Transactions on Systems, Man, and Cybernetics, Vol.25 No.1, pp.169-176 (1995)
- [15] Y.D.Kim, K.H.Park, H.LeeKwang: "Parallel fuzzy information processing system", Fuzzy Sets and Systems, Vol.72, pp.323-329 (1995)
- [16] Y.D.Kim, H.LeeKwang: "High Speed Flexible Fuzzy Hardware for Fuzzy Information Processing", IEEE Transactions on Systems, Man, and Cybernetics—Part A: Systems and Humans, Vol.27 No.1, pp.45-56 (1997)
- [17] P.Liu: "The fuzzy associative memory of max-min fuzzy neural network with threshold", Fuzzy Sets and Systems, Vol.107 No.2, pp.147-157 (1999)

- [18] D.S.Malik, J.N.Morderson, M.K.Sen: "Products of fuzzy finite state machines", Fuzzy Sets and Systems, Vol.92 No.1, pp.95-102 (1997) [27]
- [19] G.F.Marshall, S.Collins: "Fuzzy Logic Architecture Using Subthreshold Analogue Floating-Gate Devices", IEEE Transactions on Fuzzy Systems, Vol.5 No.1, pp.32-43 (1997) [28]
- [20] J.N.Morderson, P.S.Nair: "Successor and source of (fuzzy) finite state machines and (fuzzy) directed graphs", Information Sciences, Vol.95 No.1-2, pp.113-124 (1996) [29]
- [21] Y.Mori, M.Mukaidono: "Fuzzy Flip-Flop Expressible with logical Expression and Their Properties", Journal of Japan Society for Fuzzy Theory and Systems, Vol.5 No.5, pp.1177-1189 (1993) (in Japanese) [30]
- [22] M.Mukaidono: "On the B-ternary Logical Function—A Ternary Logic Considering Ambiguity—", The transactions of the institute of electronics and communication engineers, Vol.J55-D No.6, pp.355-362 (1972) (in Japanese) [31]
- [23] M.Mukaidono: "On Some Properties of Fuzzy Logic", The transactions of the institute of electronics and communication engineers, Vol.J58-D No.3, pp.150-157 (1975) (in Japanese) [32]
- [24] M.Mukaidono: "An Algebraic Structure of Fuzzy Logical Functions and Its Minimal and Irredundant Form" The transactions of the institute of electronics and communication engineers, Vol.J58-D No.12, pp.748-755 (1975) (in Japanese) [33]
- [25] M.Mukaidono: "Regular Ternary Logic Functions—Ternary Logic Functions Suitable for Treating Ambiguity" IEEE Transactions on Computers, Vol.C-35 No.2, pp.179-183 (1986) [34]
- [26] M.J.Patyra, J.L.Grantner, K.Koster: "Digital Fuzzy Logic Controller", IEEE Transactions on Fuzzy Systems, Vol.4 No.4, pp.439-459 (1996)

- [27] M.Sakaki, F.Ueno, T.Inoue: "7.5MFLIPS Fuzzy Microprocessor Using SIMD and Logic-In-Memory Structure", Proceedings of the International Conference of Fuzzy Systems
- [28] N.Takagi, K.Nakashima, M.Mukaidono: "Identification of incompletely specified multiple-valued Kleenean functions", IEEE Transactions on Systems, Man, and Cybernetics Part A: Systems and Humans, Vol.28 No.5, pp.637-647 (1998)
- [29] M.Togai, H.Watanabe: "An Inference Engine for Real-time Approximate Reasoning: Toward an Expert on a Chip", IEEE EXPERT, Vol.1 No.3, pp.55-62 (1986)
- [30] J.Virant, N.Zimic, M.Mraz: "T-type fuzzy memory cells", Fuzzy Sets and Systems, Vol.102 No.2, pp.175-183 (1999)
- [31] T.Yamakawa, T.Inoue, F.Ueno, Y.Shirai: "Implementation of Fuzzy Logic Hardware Systems—Three Fundamental Arithmetic Circuits—", The transactions of the institute of electronics and communication engineers, Vol.J63-C No.10, pp.720-721 (1980) (in Japanese)
- [32] T.Yamakawa, T.Inoue, F.Ueno, Y.Shirai: "Implementation of Fuzzy Logic (Complement, Bounded-Difference, Bounded-Sum and Absolute-Difference) by Current-Mode Circuits", The transactions of the institute of electronics and communication engineers, Vol.J63-C No.10, pp.722-723 (1980) (in Japanese)
- [33] T.Yamakawa, T.Inoue, F.Ueno, Y.Shirai: "Construction of a Programmable Multi-function Voltage Mode Fuzzy Logic Circuits", The transactions of the institute of electronics and communication engineers, Vol.J63-C No.10, pp.724-725 (1980) (in Japanese)
- [34] T.Yamakawa, T.Inoue, F.Ueno, Y.Shirai: "Implementation of Fuzzy Logic Hardware Systems—Three Fundamental Arithmetic Circuits—", The transactions of the institute of electronics and communication engineers, Vol.J63-C No.10, pp.720-721 (1980) (in Japanese)

- [35] T.Yamakawa, T.Miki: "The Current Mode Fuzzy Logic Integrated Circuits Fabricated by the Standard CMOS Process", IEEE Transactions on Computers, Vol.c-35 No.2, pp.161-167(1986)
- [36] T.Yamakawa, H.Kabuo, T.Miki: "Implementation of Programmable Membership Function Circuits in the p-MOS Technology", The transactions of the institute of electronics and communication engineers, Vol.J69-C No.11, pp.1472-1475 (1986) (in Japanese)
- [37] T.Yamakawa, K.Sasaki: "Fuzzy Memory Device", Preprints of Second IFSA Congress, Tokyo, July 20-25, pp.551-555(1987)
- [38] Y.Yamamoto, M.Mukaidono: "Meaningful Special Classes of Ternary Logic Functions—Regular Ternary Logic Functions and Ternary Majority Functions", IEEE Transactions on Computers, Vol.37 No.7, pp.799-806 (1988)
- [39] S.Yoshida, K.Hirota: "Proposal of D, T, and SR fuzzy flip-flops and their circuits design using FPGA", Proceedings of the 14th fuzzy system symposium, pp.353-354, Nagarakawa International Convention Center, Gifu, Japan, June 3rd-5th 1998 (in Japanese)
- [40] S.Yoshida, K.Hirota: "Fuzzification of D, T, and SR flip-flops using binary simplest form and their application to LSI", The 30th meeting of intelligent control, Japan Society of Fuzzy Theory and Systems, Hosei University, Koganei, Tokyo, December 13rd 1997 (in Japanese)

Publications (研究業績)

Journal papers

- S.Yoshida, K.Hirota: "Concepts of D, T, SR Fuzzy Flip Flop and Their Circuit Design Using FPGA", Journal of Japan Society for Fuzzy Theory and Systems, Vol.12 No.1, pp.160-168 (2000) (in Japanese)
- S.Yoshida, Y.Takama, K.Hirota: "Fuzzy Flip-Flops and their Applications to Fuzzy Memory Element and Circuit Design using FPGA", Journal of Advanced Computational Intelligence, Vol.4 No.5, pp.1-7 (2000)

Domestic conference papers

- S.Yoshida, K.Hirota: "Proposal of D, T, and SR fuzzy flip-flops and their circuits design using FPGA", Proceedings of the 14th fuzzy system symposium, pp.353-354, Nagarakawa International Convention Center, Gifu, Japan, June 3rd-5th 1998 (in Japanese)
- S.Yoshida, K.Hirota: "Fuzzification of D, T, and SR flip-flops using binary simplest form and their application to LSI", The 30th meeting of intelligent control, Japan Society of Fuzzy Theory and Systems, Hosei University, Koganei, Tokyo, December 13rd 1997 (in Japanese)
- S.Yoshida, K.Hirota: "Proposal of a Fuzzy Memory Element for Fuzzy Inference", The 33rd meeting of intelligent control, Japan Society of Fuzzy Theory and Systems, Oosaki-Kaikan of Meidensha Co., Oosaki, Tokyo, March 9th 1999 (in Japanese)
- S.Yoshida, K.Hirota: "Proposal of a Fuzzy Memory Modules for Fuzzy Inference", The 35th meeting of intelligent control, Japan Society of Fuzzy Theory and Systems, Tsukuba International Congress Center, Tsukuba, Japan, January 28th 2000 (in Japanese)

- S.Yoshida, K.Hirota: "Concepts of D, T, SR Fuzzy Flip Flop and Their Circuit Design Using FPGA", The 9th meeting of the research committee of non-linear electronic circuit technology, Nihon University, Ochanomizu, Tokyo, April 21st 2000 (in Japanese)

論文誌

- 吉田真一, 廣田薫: "D, T, SR ファジィフリップフロップの提案と FPGA を用いた回路設計", 日本ファジィ学会誌, Vol.12 No.1, pp.160-168 (2000)
- S.Yoshida, Y.Takama, K.Hirota: "Fuzzy Flip-Flops and their Applications to Fuzzy Memory Element and Circuit Design using FPGA", Journal of Advanced Computational Intelligence, Vol.4 No.5, pp.1-7 (2000)

研究会資料

- 吉田真一, 廣田薫: "二値最簡形式の D, T, SR ファジィフリップフロップのファジィ化と L S I への適用", 日本ファジィ学会 第 30 回ファジィ制御研究会, 法政大学工学部, 小金井, 1997.12.13
- 吉田真一, 廣田薫: "D, T, SR ファジィフリップフロップの提案と FPGA を用いた回路設計", 日本ファジィ学会 第 14 回ファジィシステムシンポジウム講演論文集 pp.353-354, 長良川国際会議場, 1998.6.3
- 吉田真一, 廣田薫: "ファジィ推論のためのファジィメモリ基本素子の提案", 日本ファジィ学会 第 33 回知的制御研究会, 明電舎大崎会館 1999.3.9
- 吉田真一, 廣田薫: "ファジィ推論のためのファジィメモリモジュールの提案", 日本ファジィ学会 第 35 回知的制御研究会, 筑波国際会議場 2000.1.28
- 吉田真一, 廣田薫: "D, T, SR ファジィフリップフロップの提案と FPGA を用いた回路設計", 電気学会 第 9 回非線形電子回路設計技術調査専門委員会, 日本大学理工学部, 御茶ノ水, 2000.4.21

Acknowledgement

The author is indebted to Dr. Kaoru Hirota, a professor of the Department of Computational Intelligence and Systems Science, Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology, for valuable advice, substantial suggestions, and great patience during my work on this dissertation.

The author is also grateful to Dr. Katsumi Nitta, a professor, Dr. Seiji Yamada, an associate professor, Dr. Yoshiyuki Kabashima, an associate professor of Tokyo Institute of Technology, for their valuable comments and discussions. Regarding chapter 3, Dr. Murofushi, an associate professor of Tokyo Institute of Technology, gave precious comments and discussions from a theoretical point of view.

The author is also grateful to Dr. Yasufumi Takama, a research associates of the Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology for enlightening suggestions made in the course of discussion. Likewise, gratitude is due to Ms. Yukiko Nakagawa, who was a research associates of Tokyo Institute of Technology.

In order to perform circuits and systems simulations, the author freely uses the computers and valuable tools in the VLSI Design Center in Tokyo Institute of Technology. The contribution of the VLSI Design Center was the great support of my research.

The author would like to express his sincere gratitude to Dr. Jinhui Chao, who is a professor of Faculty of Science and Engineering, Chuo University. He introduced me the joy of mathematics and research for the first time when I was an undergraduate student.

Finally, the author thanks the colleagues in Hirota Laboratory, Sugeno Laboratory, Murofushi Laboratory, Utsumi Laboratory, and Chao Laboratory. They discussed our

studies and our lives with me, and also shared the patience of our research with me.

At last but not least, my greatest gratitude is due to my parents and my grandparents. Without their wholehearted support and warm care, this thesis would not have seen the light of day.