

論文 / 著書情報
Article / Book Information

論題(和文)	
Title(English)	Wide-Band, Linear Low Noise Amplifier Design
著者(和文)	Mousa M. Othman, Shuhei Amakawa, Noboru Ishihara, Kazuya Masu
Authors(English)	Mousa Othman, Shuhei Amakawa, Noboru Ishihara, Kazuya Masu
出典(和文)	2010 年 電子情報通信学会総合大会, , , pp. 89
Citation(English)	, , , pp. 89
発行日 / Pub. date	2010, 3
URL	http://www.ieice.org/jpn/books/t_g.html
権利情報 / Copyright	本著作物の著作権は電子情報通信学会に帰属します。 Copyright (c) 2010 Institute of Electronics, Information and Communication Engineers.

Wide-Band, Linear Low Noise Amplifier Design

Mousa M. Othman

Shuhei Amakawa

Noboru Ishihara

Kazuya Masu

Integrated Research Institute, Tokyo Institute of Technology

1 Introduction

As the CMOS technology getting more advanced in terms of scaling down the transistor channel length, its speed (i.e. f_T) is improving accordingly making the design of wide-band LNA without the usage of inductors is possible by using the negative shunt-shunt feedback (SSFB), but unfortunately the advanced CMOS transistor will suffer from a poor achievable linearity performance and especially IIP3 [2]. In this paper we present a technique to improve the linearity of the SSFB LNA by suppressing the 2nd order harmonic distortion (OHD) in the FB loop by the usage of a parallel positive FB which will lead to an improvement of the obtained IIP3.

2 Circuit implementation and results

By reducing the 2nd order harmonic distortion (OHD) that is produced by M3 in fig.1 (a) a reduction in the 3rd OHD at the output V_{out} that is generated from “squaring” (due to M1 transconductance first derivative) the combination between V_{in} and the 2nd OHD come from M3. To do so a positive feedback M4 (fig.1 (b)) is used in parallel with negative one (M3) where the net 2nd OHD current at node X toward V_{in} will be the difference between the 2nd OHD current of M3 and M4, to reduce the noise in the positive feedback loop the channel of M4 is sized with its longest length ($0.5 \mu\text{m}$). To avoid oscillation M3 transconductance should be larger enough than M4 one. To examine the validity of the proposed technique, two LNAs were designed and fabricated by using TSMC $0.18 \mu\text{m}$ CMOS technology with standard V_{th} . The expected input third-order intercept point (IIP3) estimated from single-tone measurement for both LNAs as shown in Fig.3. An average IIP3 improvement of +8 dB is expected. Minimum noise figure of 2.8 dB was achieved at 2 GHz in the proposed circuit. 3 dB down bandwidth is about 3.7 GHz. Each of the fabricated LNAs consumes a current of 7.8 mA from 1.8 V power supply and occupies 0.007 mm^2 .

3 Conclusion

An efficient linearization technique for the SSFB topology was presented, an enhancement of +8dBm of IIP3 can be obtained while maintaining other RF parameters unchanged besides consuming the same power.

Acknowledgment

This work was partially supported by STARC, MIC.SCOPE, JSPS.KAKENHI, MEXT.KAKENHI, NEDO, Special Coordination Funds for Promoting Science and Technology, and VDEC in




Fig. 1 (a). Conventional SSFB LNA [1] (b). SSFB LNA with parallel positive FB for linearization.




Fig. 2 S-parameters measurements




Fig. 3 NF and IIP3

collaboration with Cadence Design Systems, Inc., Agilent Technologies Japan, Ltd., Mentor Graphics, Inc. The authors would like to thank T.Nakajima and M. Oturu for help in measurements, and T. Maekawa for technical assistance. M.M.O. thanks MON-BUKAGAKUSHO for scholarship.

References

- [1] J. Borremans et al., “Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS,” *IEEE J. Solid-State Circuits*, vol. 43, no. 11, pp. 2422–2433, Nov. 2008.
- [2] K. Lee et al., “The impact of semiconductor technology scaling on CMOS RF and digital circuits for wireless application,” *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1415–1422, Jul. 2005.