

論文 / 著書情報
Article / Book Information

Title	Low-Phase-Noise Wide-Frequency-Range Ring-VCO-Based Scalable PLL with Subharmonic Injection Locking in 0.18 μ m CMOS
Author	Sang yeop Lee, Shuhei Amakawa, Noboru Ishihara, Kazuya Masu
Journal/Book name	IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS2010), , , pp. 1178-1181
発行日 / Issue date	2010, 5
権利情報 / Copyright	(c)2010 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.




Fig. 2. Concept of a bias-level-shift circuit.




Fig. 3. Two-stage direct injection-locked differential ring VCO.

with reasonable sensitivity is limited to that from 0 V to the pMOS threshold voltage. In the proposed delay cell, the pMOS transistors M_{pn} are added in order to make the range of sensitive voltages identical to the rail-to-rail voltage range (0 V to 1.8 V); this helps achieve superior controllability. For this purpose, the bias level shifted by 1 V, $bias_n$, is applied to M_{pn} (Fig. 2). As a result, the total equivalent resistance of the two pMOS transistors in parallel changes fairly linearly with the main control voltage, $bias$. Thus, the oscillation frequency can be tuned linearly. Fig. 2 also shows the schematic of the bias-level-shift circuit.

The proposed ring VCO is shown in Fig. 3. It is based on a two-stage differential ring oscillator. The reference signal is injected into the left delay cell in the form of rail-to-rail pulses for subharmonic injection locking.

III. SUBHARMONICALLY INJECTION-LOCKED PLL

Eq. (2) shows that the phase noise originating from the reference signal is dominant at low offset frequencies because of the low-pass transfer function $H(s)$. Conversely, the phase noise of the VCO is dominant at high offset frequencies. It is known that the shape of the in-band phase noise of a PLL is identical to that in a free-running VCO and is flat at moderate offset frequencies up to the loop bandwidth, ω_n , of the PLL (Fig. 4, left) [4]. Let S_{ILPLL} , S_{inj} , and S_{PLL} be the phase noise power functions of an injection-locked PLL, an injected signal ($\approx S_{REF}$), and a PLL, respectively. S_{ILPLL} can be expressed as

$$S_{ILPLL} = S_{inj} \cdot F_{LP}(s) + S_{PLL} \cdot F_{HP}(s), \quad (3)$$

where $F_{LP}(s)$ and $F_{HP}(s)$ are low-pass and high-pass transfer functions, respectively [5]. Both $F_{LP}(s)$ and $F_{HP}(s)$ have the same cutoff frequency ω_L , which is known as the locking range of injection locking. The locking range is proportional




Fig. 4. Phase noise shaping with injection locking when $\omega_n < \omega_L$.




Fig. 5. Configuration of the proposed PLL.

to the power and the frequency of the injected signal and can be expressed as

$$\omega_L \approx \frac{\omega_o}{2Q} \cdot \frac{I_{inj}}{I_{OSC}} \cdot \frac{1}{N}, \quad (4)$$

where ω_o is the output frequency of the PLL, I_{OSC} is the tail current of the VCO, and I_{inj} is the current injected into I_{OSC} [6].

Eq. (3) and Fig. 4 show that the phase noise of the reference signal mainly affects the output phase noise at low offset frequencies and that the phase noise of the PLL becomes dominant as the offset frequency approaches the edge of the locking range [2], [4].

Fig. 5 shows the configuration of the proposed PLL. The injected pulses are generated by an external pulse generator that is synchronized with the reference signal. The divider used in the proposed PLL consists of differential pseudo-nMOS latches for minimizing the chip area and achieving low power consumption [7], [8]. The frequency divider can divide by 16, 24, or 36.

IV. MEASUREMENT RESULTS

Fig. 6 shows a chip micrograph of the differential ring VCO and PLL. They were fabricated by a $0.18 \mu\text{m}$ CMOS process. The area of the ring-VCO core is $120 \times 120 \mu\text{m}^2$, including the bias-level-shift circuit. The PLL circuit occupies an area of $0.1 \mu\text{m}^2$. They were measured in 1.8 V supply condition. During free-running operation, the frequency tuning range of the VCO was 0.65 GHz–1.6 GHz, and K_{VCO} ranged from -640 MHz/V to -380 MHz/V (Fig. 7). At an oscillation frequency of $f_0 = 1.44 \text{ GHz}$, the power consumption of the VCO core was 22 mW.




Fig. 6. A micrograph of (a) the proposed ring VCO and (b) PLL.




Fig. 7. Measured oscillation frequency f_0 and K_{VCO} of the free-running ring VCO, plotted against the control voltage.

Fig. 8 shows a measurement system for measuring the proposed injection-locked PLL. The reference signal is generated by an Anritsu MP1761B pulse pattern generator. 80-ps-wide injection pulses are generated by an Agilent Technologies 8133A pulse generator, which is synchronized with the MP1761B.

Fig. 9 shows frequency spectra of the PLL at $f_0 = 1.44$ GHz with a reference signal of $f_{ref} = 90$ MHz. It shows that the spurious levels without and with injection locking are, respectively, -31 dBc and -35 dBc. They were measured using an Agilent Technologies 8563EC spectrum analyzer.

Fig. 10 shows the phase-noise characteristics at $f_0 = 1.44$ GHz, as measured by an Agilent Technologies E5052B signal source analyzer. At this frequency, the power consumption of the PLL was 39 mW. Without injection locking, a 0.2-MHz-offset phase noise of -108 dBc/Hz was generated in the PLL. With injection locking, the measured phase noise was -122 dBc/Hz at an offset of 0.2 MHz.

Fig. 11 shows the measured spurious level and phase noise




Fig. 8. Measurement system.




Fig. 9. Measured output frequency spectra of the PLL (ref. = 90 MHz) (a) without and (b) with injection locking.




Fig. 10. Phase noise measured at $f_0 = 1.44$ GHz.

without injection locking for a divider ratio of 16. The spurious level and the phase noise do not change significantly with the reference frequency within the stable operating region of the charge pump ($I_P = \text{constant}$), as indicated in the graph.

Fig. 12 shows the jitter characteristics at $f_0 = 1.44$ GHz, as measured by an Agilent Technologies 86100C digital communication analyzer. Without injection locking, the measured overall rms and peak-to-peak jitters were 2.4 ps and 16 ps, respectively. With injection locking, the rms jitter was 1.9 ps and the peak-to-peak jitter was 16 ps.

A performance summary and comparison with other PLLs that employ various phase-locking techniques are presented in Table I. The proposed circuit shows good phase noise value





Fig. 11. Measured spurious level and phase noise without injection locking versus the reference frequency of the PLL ($N = 16$).


TABLE I
PERFORMANCE SUMMARY AND COMPARISON OF PLLS.

Ref.	CMOS Technology	f_o [GHz]	f_o/f_{ref}	FTR* [%]	Phase Noise [dBc/Hz]	Offset [MHz]	Power [mW]	Area [mm ²]	VCO	Method
This work	0.18 μ m	1.44	16	84	-108	0.2	39	0.1	Ring	PLL
					-122	0.2	.	.	.	PLL + Injection locking
[5]	0.18 μ m	1.92	24	75	-126	1	55**	0.031	Ring	Injection locking
[9]	0.13 μ m	2.0	8	100	-125	0.6	23	0.07	Ring	PLL
[10]	90 nm	0.8	8	143	-122	0.2	15	0.048	Ring	PLL + MDLL
[11]	0.18 μ m	2.2	40	N/A	-126	0.2	7.6	0.18	LC	PLL
[12]	0.13 μ m	2.0	50	27	-102	in-band	25	0.8	LC	ADPLL

* (Frequency tuning ratio) = (Tuning range)/(Center frequency). ** Includes current in the LDO.



(a)



(b)

Fig. 12. Measured jitter characteristics (a) without injection locking and (b) with injection locking at $f_o = 1.44$ GHz.

and wide frequency tuning range with a comparable area.

V. CONCLUSION

We proposed a low-phase-noise wide-frequency-range injection-locked PLL based on a differential ring VCO. By using a bias-level-shift circuit and pMOS resistive loads, we successfully suppressed variations in the spurious level and the phase noise across the tuning range in the stable operating region of the charge pump.

The injection-locked PLL was fabricated by adopting 0.18 μ m CMOS technology. A 0.2-MHz-offset phase noise of -122 dBc/Hz was achieved at an output frequency of 1.44 GHz. The area of the PLL was as small as 0.1 mm² and the frequency tuning range was as wide as FTR = 84%.

ACKNOWLEDGMENTS

This work was partially supported by STARC, MIC.SCOPE, KAKENHI, NEDO, Special Coordination Funds for Promoting Science and Technology, and VDEC in collaboration with Agilent Technologies Japan, Ltd., Cadence Design Systems, Inc., and Mentor Graphics, Inc.

REFERENCES

- [1] B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 2001.
- [2] F. Plessas and G. Kalivas, "Locking techniques for RF oscillators at 5–6 GHz frequency range," *IEEE International Conference on Electronics, Circuits and Systems*, vol. 3, pp. 986–989, Dec. 2003.
- [3] C. S. Vaucher, "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time," *IEEE J. Solid-State Circuits*, vol. 35, no. 4, pp. 490–492, Apr. 2000.
- [4] J. Lee and H. Wang, "Study of subharmonically injection-locked PLLs," *IEEE J. Solid-State Circuits*, vol. 44, no. 5, pp. 1539–1553, May 2009.
- [5] Y. Kobayashi, S. Amakawa, N. Ishihara, and K. Masu, "A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 μ m CMOS," *European Solid-State Conference*, pp. 440–443, Sep. 2009.
- [6] B. Razavi, "A study of injection locking and pulling in oscillators," *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1415–1424, Sep. 2004.
- [7] A. Mineyama, T. Suzuki, H. Ito, S. Amakawa, N. Ishihara, and K. Masu, "A 20 Gb/s 1:4 DEMUX with near-rail-to-rail logic swing in 90 nm CMOS process," *IEEE MTT-S International Microwave Workshop Series on Signal Integrity and High-Speed Interconnects*, pp. 119–122, Feb. 2009.
- [8] T. Sekiguchi, S. Amakawa, N. Ishihara, and K. Masu, "An 8.9mW 25Gb/s inductorless 1:4 DEMUX in 90nm CMOS," *International SoC Design Conference*, pp. 404–407, Nov. 2009.
- [9] Z. Cao, Y. Li, and S. Yan, "A 0.4 ps-RMS-jitter 1–3 GHz ring-oscillator PLL using phase-noise preamplification," *IEEE J. Solid-State Circuits*, vol. 43, no. 9, pp. 2079–2089, Sep. 2008.
- [10] S. L. J. Gierkink, "Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2967–2976, Dec. 2008.
- [11] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, "A 2.2GHz 7.6 mW sub-sampling PLL with -126 dBc/Hz in-band phase noise and 0.15 ps rms jitter in 0.18 μ m CMOS," *ISSCC Dig. Tech. Papers*, pp. 392–393, 393a, Feb. 2009.
- [12] R. Toniutto, E. Zuffetti, R. Castello, and I. Bietti, "A 3 MHz bandwidth low noise RF all digital PLL with 12ps resolution time to digital converter," *European Solid-State Circuits Conference*, pp. 150–153, Sep. 2006.