

論文 / 著書情報  
Article / Book Information

|                   |  |
|-------------------|--|
| 題目(和文)            | 高速無線通信に向けた低消費電力かつ低ジッタ周波数シンセサイザの研究  |
| Title(English)    | Low-Power and Low-Jitter Frequency Synthesizers for High-Speed Wireless Communications   |
| 著者(和文)            | SIRIBURANON T  |
| Author(English)   | Teerachot Siriburanon  |
| 出典(和文)            | 学位:博士(学術),<br>学位授与機関:東京工業大学,<br>報告番号:甲第10248号,<br>授与年月日:2016年3月26日,<br>学位の種別:課程博士,<br>審査員:岡田 健一,松澤 昭,益 一哉,高木 茂孝,伊藤 浩之,滝波 浩二  |
| Citation(English) | Degree:Doctor (Academic),<br>Conferring organization: Tokyo Institute of Technology,<br>Report number:甲第10248号,<br>Conferred date:2016/3/26,<br>Degree Type:Course doctor,<br>Examiner:,,,,, |
| 学位種別(和文)          | 博士論文   |
| Category(English) | Doctoral Thesis  |
| 種別(和文)            | 要約   |
| Type(English)     | Outline  |

Thesis Outline

# **Low-Power and Low-Jitter Frequency Synthesizers for High-Speed Wireless Communications**

**Teerachot Siriburanon**

Department of Physical Electronics  
Graduate School of Science and Engineering  
Tokyo Institute of Technology

Thesis Advisor: Prof. Kenichi Okada and Prof. Akira Matsuzawa

---

The thesis is divided into 7 chapters. Chapter 1 discusses an evolution to the era of internet-of-everything which requires the development of low-cost high-performance frequency synthesizer that consumes low power for future portable devices. In Chapter 2, a design guide of the basic conception of oscillators and phase-locked loop to achieve low-integrated-noise are summarized. Chapter 3 describes the design of low-noise oscillators with a constant-current-control in Class-C VCO and a design guide for oscillators for mm-wave frequency generations. Chapter 4 discusses the design of a sub-sampling mm-wave PLL using sub-harmonic injection-locked architecture for low-power and low-jitter integer-N mm-wave PLL. Chapter 5 discusses the design a near-mm-wave fractional-N PLL using frequency and reference doubler for achieving low-jitter performance in a mm-wave fractional-N PLL. Chapter 6 describes an all-digital phase-locked loop in a digitized sub-sampling architecture that achieves low-jitter performance. Chapter 7 summarizes the thesis and future work.