# T2R2 東京科学大学 リサーチリポジトリ Science Tokyo Research Repository

## 論文 / 著書情報 Article / Book Information

題目(和文)	   低電力LSIに向けた薄膜 Box-SOI (SOTB )CMOSFET の研究
Title(English)	A study on Silicon-on- t hin-Box (SOTB) CMOSFET for low-power LSIs
著者(和文)	石垣隆士
Author(English)	Takashi Ishigaki
出典(和文)	学位:博士(工学), 学位授与機関:東京工業大学, 報告番号:甲第8942号, 授与年月日:2012年9月25日, 学位の種別:課程博士, 審査員:岩井 洋
Citation(English)	Degree:Doctor (Engineering), Conferring organization: Tokyo Institute of Technology, Report number:甲第8942号, Conferred date:2012/9/25, Degree Type:Course doctor, Examiner:
 学位種別(和文)	博士論文
Type(English)	Doctoral Thesis

**Doctorial Thesis** 

# A Study on Silicon-on-Thin-BOX (SOTB) CMOSFET for Low-Power LSIs

Takashi Ishigaki

September, 2012

Supervisor: Co-supervisor:

Prof. Hiroshi Iwai Prof. Nobuyuki Sugii

### Abstract

Planar bulk CMOSFETs, which has led the device scaling trend so far, is going to end, because its large threshold voltage ( $V_{\rm th}$ ) variation significantly increases the power consumption of LSIs. Silicon-on-thin-BOX (SOTB) CMOSFET, which was fully depleted silicon on insulator (FD-SOI) with an ultrathin BOX, was proposed to realize high-performance and low-power LSIs by solving the  $V_{\rm th}$  variation issue. The studies described in this thesis were accomplished in order to realize SOTB CMOSFET for low standby power (LSTP) in 65-nm generation and show the effectiveness of SOTB technology for reducing the power consumption quantitatively. The studies for utilizing the SOTB technology such as peripheral circuits and reliability are also described.

Firstly, the scaling of CMOSFET and the power consumption issues of recent LSIs which are caused by the variability of conventional planar CMOSFETs are introduced in chapter 1. As a solution of the problem, the concept and features of SOTB CMOSFET are described. The previous works and the purpose of this thesis are also presented in detail.

In chapter 2, the fabricating processes of SOTB CMOSFET in 65-nm generation are described. A simple fully silicided (FUSI) gate structure by using nickel silicide (NiSi) as the gate metal was combined with a raised source/drain (S/D) structure by using a selective epitaxial growth (SEG). The obtained desirable  $V_{\rm th}$  values and low parasitic S/D resistance ( $R_{\rm sd}$ ) result in better performance than those of planar bulk CMOSFETs in the same generation. The special features of SOTB CMOSFET, that is, low  $V_{\rm th}$  variation and wide-range back-bias control are also demonstrated.

In chapter 3, the reduction of power consumption by using SOTB technology is presented. Firstly, the off-current of SOTB CMOSFET was examined and the ultralow off-current less than 1 pA/ $\mu$ m was achieved by controlling the overlap length ( $L_{ov}$ ) between the gate and S/D extensions. A boosted performance by using back-gate biasing was experimentally demonstrated in this ultralow off-current case. The  $V_{th}$  variation of SOTB CMOSFET was successfully reduced to half in comparison with conventional bulk CMOSFETs even under the wide-range back-biasing. The impact of the low  $V_{\rm th}$  variation can reduce the supply voltage of 6T-SRAM from 1.1 to 0.6 V. The reduction of standby power consumption in 6T-SRAM was also estimated to be reduced to 7%.

In chapter 4, a novel hybrid integration of SOTB and bulk CMOSFETs is introduced. By using the ultrathin SOI and BOX layers of SOTB structure, the conventional bulk CMOSFET for input/output (I/O) circuits was fabricated at the same time. There was a concern about the exposed Si substrate in this process. Hence, the quality and reliability of the gate dielectric were investigated. The comparable characteristics with conventional devices in the mobilities and time dependent dielectric breakdown (TDDB) are shown.

In order to put a new device structure in practical use, it is more important than anything to establish its reliability. Hot carrier injection (HCI) for SOTB NMOSFET and negative bias temperature instability (NBTI) for SOTB PMOSFET are investigated in chapter 5. The effects of the back-gate biasing for these phenomena were also analyzed. In this kind of device (FD-SOI with back-bias control), it is noted that these studies were the first trial. It is clarified that the intrinsic channel without halo implant of SOTB CMOSFET result in superior reliability to conventional bulk CMOSFETs. It is also presented that the back-biasing has impact on the HCI but on the NBTI with their mechanisms.

In late 2000s, trends of studies for metal gate technology were shifting toward metal-inserted polycrystalline-silicon (MIPS) gate structures. Since the FUSI gate process is hard to control its uniformity when mass production is assumed, the MIPS gate structure using TiN for SOTB CMOSFET is studied in chapter 6. The effective work function modulation was found in the case of conventional SiON gate dielectric. The way for obtaining the desirable  $V_{\rm th}$  values considering the SOTB process is shown. The difference of the narrow channel characteristics between FUSI and TiN gates were also analyzed.

Finally, the summary and conclusions of this study are described in chapter 7.

### Acknowledgments

I would like to thank to Prof. Hiroshi Iwai of Tokyo Institute of Technology for his guidance, encouragement and support for this thesis. I am also grateful to Prof. Kazuo Tsutsui, Prof. Kuniyuki Kakushima, Prof. Masahiro Watanabe, Prof. Shun-ichiro Ohmi, and Prof. Nobuyuki Sugii of Tokyo Institute of Technology for reviewing the thesis and for valuable advices.

All studies referred to in this thesis were performed at Hitachi Ltd. (Hitachi) during 2005-2009. I am indebted to everyone with whom I have worked at Hitachi over the years. Thanks are due to Dr. Shin'ichiro Kimura, Dr. Nobuyuki Sugii, Dr. Ryuta Tsuchiya, Dr. Yusuke Morita, and Dr. Hiroyuki Yoshimoto for their fruitful discussion and support of my studies. I am also grateful the staff at Renesas Electronics Corp. (Renesas) for fabricating the devices in this thesis. I would like to express my thanks to Dr. Yasuo Inoue, Dr. Takashi Ipposhi, Dr. Hidekazu Oda, and Dr. Toshiaki

I would like to express my appreciation to Dr. Takahiro Onai, Dr. Kazuyoshi Torii, Dr. Yasuhiro Shimamoto, and Dr. Masanori Odaka of Hitachi and Prof. Toshiro Hiramoto of University of Tokyo for their encouragement.

Iwamatsu of Renesas for their assistance with the device fabrication.

I would like to express sincere gratitude to laboratory secretaries, Ms. M. Nishizawa and Ms. A. Matsumoto for their invaluable assistance regarding administrative issues.

This work was partly supported by the Ministry of Education, Culture, Sports, Science and Technology of Japan.

### Contents

Aaleno	ct	ii	
List of	Tables	V111	
List of	Figures	ix	
Symbo	ls and Abbreviations	xiv	
Chapte	er. 1 Introduction – Background and Motive of This Study	1	
1.1	MOSFET scaling	3	
1.2	Threshold voltage variation issues	4	
1.3	Intrinsic-channel MOSFET		
1.4	SOTB CMOSFET	10	
1.5	Purpose of this study	11	
1.6	References		
Chapte genera	er. 2 Realization and Characterization of SOTB CMOSFET in tion 20	n 65-nm	
2.1	Introduction	22	
2.1 $2.2$	Introduction Fabrication of SOTB CMOSFET	22 22	
2.1 2.2 2.3	Introduction Fabrication of SOTB CMOSFET DC characteristics of SOTB CMOSFET for 1.2-V operation	22 22 27	
2.1 2.2 2.3 2.4	Introduction Fabrication of SOTB CMOSFET DC characteristics of SOTB CMOSFET for 1.2-V operation Wide-range back-biasing of SOTB CMOSFET	22 22 27 31	
$2.1 \\ 2.2 \\ 2.3 \\ 2.4 \\ 2.5$	Introduction Fabrication of SOTB CMOSFET DC characteristics of SOTB CMOSFET for 1.2-V operation Wide-range back-biasing of SOTB CMOSFET Conclusion		
$2.1 \\ 2.2 \\ 2.3 \\ 2.4 \\ 2.5 \\ 2.6$	Introduction Fabrication of SOTB CMOSFET DC characteristics of SOTB CMOSFET for 1.2-V operation Wide-range back-biasing of SOTB CMOSFET Conclusion References	22 22 27 31 34 34	
2.1 2.2 2.3 2.4 2.5 2.6 Chapte	Introduction Fabrication of SOTB CMOSFET DC characteristics of SOTB CMOSFET for 1.2-V operation Wide-range back-biasing of SOTB CMOSFET Conclusion References er. 3 Reduction of Power Consumption by Using SOTB Techn 36	22 22 27 31 34 34 34	

3.1	Introduction	38
3.2	Device design for GIDL reduction	38
3.3	Ultralow off-current	41
3.4	Boosted performance by using back-gate biasing	42
3.5	Variability of SOTB CMOSFET	44

3.6	Reduction of power consumption	47
3.7	Conclusion	51
3.8	References	51
Chapt	er. 4 Hybrid Integration of SOTB and Bulk CMOSFETs	53
4.1	Introduction	55
4.2	Hybrid integration of SOTB and bulk CMOSFETs	55
4.3	Characteristics of hybrid bulk CMOSFET for I/O operation	57
4.4	Conclusion	62
4.5	References	63
Chapt	er. 5 HCI and NBTI Reliability of SOTB CMOSFET	64
5.1	Introduction	66
5.2	Electrical characterization	66
5.3	Hot carrier injection in SOTB NMOSFET	68
5.4	Effect of back-biasing in the case of hot-carrier injection	73
5.5	Negative bias temperature instability in SOTB PMOSFET	76
5.6	Effect of back-biasing in the case of negative-bias temperature	
inst	ability	79
5.7	Conclusion	80
5.8	References	81
Chapt	er. 6 MIPS Gate Structure for SOTB CMOSFET	83
6.1	Introduction	85
6.2	Investigation of flat-band voltages in poly-Si/TiN/SiON gate sta	cks86
6.3	Integration of poly-Si/TiN/SiON gate stack into SOTB CMOSFE	ETs 91
6.4	Conclusion	97
6.5	References	97
Chapt	er. 7 Summary and Conclusions	99
7.1	Summary	101
7.2	Conclusions	102
7.3	References	105

Publications and Presentations	107
Books	109

## List of Tables

Table 1.1	The scaling rule [1.2]	3
Table 1.2	Subjects studied in this thesis	. 13
Table 2.1	Comparison of the characteristics in 65-nm generation	. 30
Table 4.1	Characteristics of fabricated hybrid CMOSFETs	. 60
Table 6.1	Process conditions for each device	. 92

# List of Figures

Fig.	1.1	Power dissipation trend of IT equipment in Japan	4
Fig.	1.2	Supply voltage $V_{dd}$ roadmap by ITRS	<b>5</b>
Fig.	1.3	Classification of $V_{\rm th}$ variation	6
Fig.	1.4	Trend of $V_{\rm th}$ variation ( $\sigma V_{\rm th}$ ) [1.10]	7
Fig.	1.5	Intrinsic-channel devices [1.12], [1.13]	8
Fig.	1.6	Schematic cross section of DELTA [1.14]	9
Fig.	1.7	Schematic cross-sectional view of hybrid SOTB/bulk	
	CMC	DSFETs [1.18]1	0
Fig.	1.8	Previous works as for the same structure with SOTB 1	.1
Fig.	1.9	Configuration of this thesis 1	4
Fig.	2.1	Process steps of a FUSI-gate SOTB CMOSFET2	4
Fig.	2.2	Relationship between on-current $I_{\rm on}$ and external resistance	
	$R_{ m sd}$		5
Fig.	2.3	A cross-sectional TEM image of 50-nm-gate-length SOTB	
	MOS	SFET	6
Fig.	2.4	Typical $I_{ m d}$ - $V_{ m g}$ characteristics of 50-nm-gate-length SOTB	
	CMC	DSFET	<b>7</b>
Fig.	2.5	Roll-off characteristics of SOTB NMOSFET 2	8
Fig.	2.6	Roll-off characteristics of SOTB PMOSFET2	8
Fig.	2.7	$I_{\rm d}$ - $V_{\rm d}$ characteristics of 50-nm-gate-length SOTB CMOSFET.	
	No se	elf-heating is evident due to the thin BOX2	9
Fig.	2.8	$I_{\rm on}$ - $I_{\rm off}$ characteristics of 50-nm-gate-length SOTB CMOSFET	
	in co	mparison with planar bulk CMOSFETs 3	0
Fig.	2.9	Dependences of $V_{\rm th}$ and $SS$ for a 50-nm-gate-length SOTB	
	CMC	DSFET as a function of back-gate bias $V_{\rm bb}$ at $V_{\rm dd}$ = 1.2 V 3	2
Fig.	2.10	Dependences of $V_{ m th}$ and $SS$ for a 50-nm-gate-length SOTB	
	CMC	DSFET as a function of back-gate bias $V_{bb}$ at $V_{dd}$ = 1.2 V 3	2
Fig.	2.11	$V_{ m th}$ shift and variation reduction of poly-Si gate SOTB NMOS	$\mathbf{S}$
	using	g back-gate bias $V_{bb}$ ( $V_{bb}$ : -1.2 < $V_{bb}$ < 1.2 V, increments = 0.2 V	)
			3

Fig.	3.1	Simulated NMOS $I_{\rm d} - V_{\rm g}$ characteristics as a function of gate	
	overl	ap length $L_{\rm ov}$ at $V_{\rm dd}$ = 1.2 V. The inset shows the potential	
	distr	ibution in SOTB structure at $V_{\rm g}$ = -0.5 V	40

Fig. 3.7 Demonstration of die-to-die back-gate bias control to adjust  $I_{\rm on}/I_{\rm off}$  variation. Forward back-gate bias can be effectively used in SOTB schemes. 45

Fig. 3.9  $V_{\text{th}}$  variation ( $\sigma V_{\text{th}}$ ) as function of back-gate bias  $V_{\text{bg}}$  at  $V_{\text{ds}}$  = 1.2 V. The solid lines are simulated  $\sigma V_{\text{th}}$  using device simulator... 47

Fig. 3.12 Estimated standby leakage of 1-M bit SRAM taking  $V_{\rm th}$ 

	variation into account. Gate leakage (GL) was calculated as	
	constant and gate width was 90 nm 50	)
Fig.	4.1 Process flow of hybrid SOI/bulk fabrication and a	
	cross-sectional TEM image of poly-Si gate on hybrid SOI/bulk	
	regions	3
Fig.	4.2 A TEM image of a fabricated hybrid bulk MOSFET with a	
	poly-Si gate	7
Fig.	4.3 A TEM image of a fabricated hybrid bulk MOSFET with a	
	FUSI gate	7
Fig.	4.4 Mobilities of hybrid bulk CMOSFETs for I/O operation 58	3
Fig.	4.5 <i>D</i> <sub>it</sub> values of hybrid bulk MOSFETs	9
Fig.	4.6 $I_d$ - $V_g$ characteristics of FUSI-gate hybrid bulk CMOSFET 60	)
Fig.	4.7 HCI characteristics of hybrid bulk NMOS	1
Fig.	4.8 TDDB lifetime of hybrid bulk NMOS for I/O operation 65	2
Fig.	5.1 Comparison of $I_d$ - $V_d$ characteristics between SOTB and bulk	
	NMOSFETs	3
Fig.	5.2 Threshold-voltage shift ( $\Delta V_{\rm th}$ ) with dependency on gate bias	
	( $V_{\rm g}$ ) under HCI stress in (a) SOTB and (b) bulk NMOSFETs 70	)
Fig.	5.3 Stress bias ( $V_{\text{stress}}$ ) dependence of HCI degradation in SOTB	
	device	1
Fig.	5.4 Comparison of HCI lifetime between SOTB and bulk	
	NMOSFETs for $V_d = V_g$	2
Fig.	5.5 (a) Simulated lateral electric-field strengths $(E_x)$ along the	
	channel surface in SOTB structures with or without halo implant a	t
	$V_{\rm stress}$ = 2.4 V (dashed) and 1.2 V (solid). (b) Net doping profiles along	z
	the channel surface in the SOTB structures with and without halo	
	implant	3
Fig.	5.6 Dependency of HCI characteristics on back-bias ( $V_b$ ) at $V_{stress}$ =	=
	2.4 V	5
Fig.	5.7 Simulated vertical electric-field strength $(E_y)$ along the	
	channel surface at forward, reverse, and no back-biasing under HC	I
	stress	5
Fig.	5.8 HCI lifetime of SOTB NMOSFET under forward back-biasing	
	(i.e., worst-case degradation)	3
Fig.	5.9 $I_d$ , $I_g$ - $V_g$ characteristics of poly-Si-gate bulk (high-dose channe)	l

	with halo), poly-Si-gate SOTB (low-dose channel with halo), and
	FUSI-gate SOTB (low-dose channel without halo) PMOSFETs 77
Fig.	5.10 Comparison between NBTI characteristics of SOTB and bulk
	PMOSFETs
Fig.	5.11 NBTI lifetime of SOTB PMOSFET
Fig.	5.12 Dependency of NBTI characteristics on back-bias ( $V_b$ ) 79
Fig.	5.13 Simulated vertical electric-field strength $(E_y)$ and hole
	concentration under the gate as a function of back-bias ( $V_{ m b}$ ) under
	NBTI stress
Fig.	6.1 C V characteristics of NMOS capacitors with
	poly-Si/TiN/SiON gate stacks. (a) Dependencies on TiN thicknesses
	and (b) on thermal loads
Fig.	6.2 Extracted $V_{\rm fb}$ and EOT of Fig. 2. (a) Dependencies on TiN
	thicknesses and (b) on thermal loads
Fig.	6.3 Backside secondary ion mass spectrometry (SIMS) profiles. (a)
	Poly-Si/TiN (8 nm)/SiON stack with 1050°C spike annealing, (b)
	poly-Si/TiN (8 nm)/SiON stack with 1050°C spike annealing and
	900°C 200-min. annealing, and (c) poly-Si/TiN (11 nm)/SiON stack
	with 1050°C spike annealing. Note that profiles are drawn from
	bottom of gate dielectric film into gate electrode
Fig.	6.4 Cross-sectional transmission-electron-microscope (TEM)
	image of TiN-gate SOTB transistor before silicidation. TiN
	thickness was 8 nm and gate dielectric was SiON
Fig.	6.5 Dependency of $V_{\rm th}$ roll-off characteristics on TiN thickness in
	TiN-gate SOTB CMOSFETs. $V_{ m th}$ values were extracted by
	extrapolating $I_{\rm d}$ - $V_{ m g}$ curve at $V_{ m ds}$ = 50 mV. Characteristics of
	poly-Si-gate SOTB devices are also plotted
Fig.	6.6 Comparison of narrow-channel characteristics between
	TiN-gate and FUSI-gate SOTB PMOSFETs. Gate lengths $(L_{ m g})$ were
	around 70 nm and on-currents ( $I_{on}$ ) were at $V_{dd} = 1.2$ V
Fig.	6.7 TEM image of source/drain region (parallel to gate electrode)
	in FUSI-gate SOTB PMOS
Fig.	6.8 Schematic cross-sectional view of SOTB structure with
	silicided source/drains. (a) wide channel (b) narrow channel
Fig.	7.1 Design environment of SOTB technology for large scale

i	integ	ration	104
Fig. '	7.2	A standard cell layout of SOTB	105

# Symbols and Abbreviations

$A_{ m Vt}$	Pelgrom coefficient
BOX	Buried oxide
BV	Breakdown voltage
CHE	Channel hot electron
CMOSFET	Complementary metal oxide semiconductor field
	effect transistor
CVD	Chemical vapour deposition
CMP	Chemical mechanical polishing
C- $V$	Capacitance-Voltage characteristics
$C_{ m g}$	Gate capacitance
$C_{ m load}$	Load capacitance
DDD	Double diffusion drain
DIBL	Drain induced barrier lowering
$D_{ m it}$	Interface trap density
EDS	Energy dispersive X-ray spectroscopy
EOT	Equivalent oxide thickness
ESD	Electrostatic discharge
EWF	Effective work function
$E_{ m g}$	Band gap energy
$E_x$	Lateral electric field
$E_y$	Vertical electric field
FBC	Fail bit count
FD	Fully depleted
FUSI	Fully silicided
f	frequency

GIDL	Gate induced drain leakage		
GL	Gate leakage		
γ	Back-bias factor		
HCI	Hot carrier injection		
HF	Fluoric acid		
НТО	High temperature oxide		
IC	Integrated circuit		
IEDM	International Electron Device Meeting		
I/O	Input/output		
IRPS	The International Reliability Physics Symposium		
IT	Information technology		
ITRS	International Technology Roadmap for		
	Semiconductors		
$I_{ m cc}$	Through current		
$I_{ m d}$	Drain current		
Idmin	Minimum drain current		
$I_{ m g}$	Gate current		
$I_{ m gate}$	Gate current		
$I_{ m leak}$	Leakage current		
Ion	On current		
$I_{ m off}$	Off current		
$I_{ m s}$	Source current		
$I_{ m standby}$	Standby current of 6T-SRAM		
$I_{ m sub}$	Substrate current		
$J_{ m g}$	Gate current density		
k	Scaling factor		
LDD	Lightly doped drain		
LER	Line edge roughness		
LOCOS	Local oxidation of silicon		
LPCVD	Low Pressure CVD		

LSI	Large scale integrated circuits		
LSTP	Low standby power		
$L_{ m eff}$	Effective channel length		
$L_{ m g}$	Gate length		
$L_{ m ov}$	Overlap length between gate and extensions		
MIPS	Metal inserted poly-Si		
MOS	Metal oxide semiconductor		
MOSFET	Metal oxide semiconductor field effect transistor		
NBTI	Negative bias temperature instability		
n	Number of transistors		
n	Power law slope		
$N_{ m A}$	Acceptor concentration		
$N_{ m channel}$	Channel impurity density		
$N_{ m D}$	Donor concentration		
PD	Partially depleted		
PVD	Physical vapour deposition		
Р	Power consumption		
$\phi$	Electrostatic potential		
RDF	Random dopant flactuation		
RIE	Reactive ion etching		
RTA	Rapid thermal annealing		
$R_{ m c}$	Contact resistance		
$R_{ m sd}$	Series source-drain resistance		
SCE	Short channel effect		
S/D	Source/drain		
SEG	Selective epitaxial growth		
SEM	Scanning electron microscope		
SIA	Semiconductor industry association		
SIMS	Secondary ion mass spectroscopy		
SNM	Static noise margin		

SoC	System on a chip		
SOI	Silicon on insulator		
SOTB	Silicon on thin BOX		
SRAM	Statistic random access memory		
STI	Shallow trench isolation		
SS	Subthreshold slope		
TDDB	Time dependent dielectric breakdown		
TED	Transient enhanced diffusion		
TEM	Transmission electron microscope		
TEOS	Tetraethyl orthosilicate tetraethoxysilane		
$T_{ m BOX}$	BOX thickness		
$T_{ m epi}$	Epitaxial layer thickness		
$T_{\rm OX}$	Gate oxide thickness		
$T_{ m SOI}$	SOI thickness		
$ au_{ m pd}$	Delay time		
$\mu_{ m eff}$	Effective mobility		
VLSI	Very large scale integration		
$V_{ m bb}$	Back-gate bias		
$V_{ m bg}$	Back-gate bias		
$V_{ m d}$	Drain voltage		
$V_{ m dd}$	Supply voltage		
$V_{ m ds}$	Drain-source voltage		
$V_{ m fb}$	Flat band voltage		
$V_{ m g}$	Gate voltage		
$V_{ m gs}$	Gate-source voltage		
$V_{ m s}$	Source voltage		
$V_{ m stress}$	Stress voltage		
$V_{ m th}$	Threshold voltage		
$W_{ m g}$	Gate width		
Xj	Junction depth		
	xvii		

# Chapter. 1 Introduction – Background and Motive of This Study

### Chapter.1 Introduction – Background and Motive of This Study

Contents

- 1.1 MOSFET scaling
- 1.2 Threshold voltage variation issues
- 1.3 Intrinsic-channel MOSFET
- 1.4 SOTB CMOSFET
- 1.5 Purpose of this study
- 1.6 References

#### 1.1 MOSFET scaling

Since the invention of the transistor in 1947, semiconductor industry has continued growing greatly for 60 years and large-scale-integrated circuits (LSIs) have made big changes to our life. It is now possible to realize a large-scale circuit by integrating over billion transistors on one chip. Continuation of these advances, at the pace dictated by Moore's Law in which the number of transistors on a chip will double roughly every year (a decade later, revised to every 2 years) [1.1], has been towed by downsizing Complementary Metal-Oxide-Semiconductor Field-Effect Transistor (CMOSFET).

This scaling rule of MOSFET as shown in Table 1.1 was proposed by Dennard [1.2]. According to this rule, the device parameters should be shrunk by the factor k. As a result, the internal electric field of MOSFETs remains constant regardless of the generation. This means the downsizing of MOSFETs can be realized without changing the device structure. Therefore the ideal scaling brings easily high integration and high performance of LSIs.

Table 1.1The scaling rule [1.2]

Device parameter		
Feature size		
channel length, $L_{g}$	1/ <i>k</i>	
channel width, $W_{ m g}$	1/ <i>k</i>	
junction depth, $x_j$	1/ <i>k</i>	
gate oxide thickness, $T_{ m ox}$	1/ <i>k</i>	
Channel dopant concentration, $N_{ m A}$ , $N_{ m D}$	k	
Supply voltage, $V_{dd}$	1/ <i>k</i>	

However, the actual scaling of the device parameters has diverged somewhat from the ideal one. For example, the supply voltage was not reduced in the early phase of LSI generations so as to preserve compatibility with the supply voltage of conventional systems. This increased the internal electric field of the MOSFET and caused reliability problems such as hot carrier effect. To conquer this problem, the device structure with high breakdown voltage, such as double diffused drain (DDD) or lightly doped drain (LDD), has been developed [1.3]. As this example suggested, it could be concluded that various practical restrictions, which were not taken in consideration in the scaling rule, have caused subjects in device development.

#### 1.2 Threshold voltage variation issues

Today's our world is greedy for power. Social system is controlled by information technology (IT). Everything is connected by network and enormous information is computed at any time. Figure 1.1 shows the power dissipation trend of IT equipment in Japan. The power consumption might reach 24 billion kWh / year by 2025. This is the five times higher than the power consumed in 2005. To overcome the power crisis, "green IT" has been proposed. The "green IT" means a energy-saving of IT itself and a energy-saving of social system by IT. LSI technology can make great contribution to the sustainable and innovative society.



Fig. 1.1 Power dissipation trend of IT equipment in Japan

The scaling rule has been a paradigm for downsizing CMOSFETs in LSI circuits for a long period. In the ideal scaling rule, the supply voltage  $V_{dd}$  should decrease in proportion to the downsizing of the transistor. In extremely scaled transistors such as those in the 45-nm logic node and beyond, however, it is very difficult to further decrease  $V_{dd}$ . In the ITRS roadmap, the rate of  $V_{dd}$  reduction below 1 V is forecasted to be extremely small as shown in Fig. 1.2. This problem is called as "1-V brick wall". Unless  $V_{dd}$  is reduced with the scaling rule, the power consumption of the LSI will increase significantly due to an increase in both operational and standby-leakage power [1.4], [1.5].



Fig. 1.2 Supply voltage *V*<sub>dd</sub> roadmap by ITRS

The primary cause of this difficulty is widely recognized as the increase in threshold voltage ( $V_{\rm th}$ ) variation of CMOSFETs, because  $V_{\rm dd}$  should be set higher considering the margin to the increased  $V_{\rm th}$  variation [1.6]. Variation of transistor characteristics, primarily  $V_{\rm th}$  variation, is increasing substantially in sub-100-nm technologies. This makes the  $V_{\rm dd}$  reduction, required by the scaling rule, difficult, and significantly increases the power consumption of an LSI chip. Here, power consumption P of an inverter,

which is the representative unit of LSI circuit, is defined as

$$P = CV_{\rm dd}^2 f + I_{\rm leak} V_{\rm dd} \tag{1.1}$$

where C, f, and  $I_{\text{leak}}$  are load capacitance, operation frequency, and leakage current, respectively. The first and second terms on the right-hand side represent operational and standby power, respectively. As the scaling proceeds, C and  $I_{\text{leak}}$  decrease due to the size reduction of transistors, and fincreases for higher performance. Since the miniaturization enables the number of circuits crammed onto a single chip to increase exponentially, it is extremely important to lower  $V_{dd}$  to maintain power consumption of an LSI chip [1.7].

Figure 1.3 shows a classification of  $V_{\rm th}$  variation. The origin of the  $V_{\rm th}$  variation is not only due to lithographic variations and layer thicknesses, but also due to line edge roughness (LER) and random dopant fluctuation (RDF) [1.8], [1.9]. In particular, it has been pointed out that the  $V_{\rm th}$  variation caused by the number and spacial distribution of impurities in the channel of transistors (RDF) becomes serious with the scaling as shown in Fig. 1.4 [1.10]. The magnitude of the  $V_{\rm th}$  variation is described by standard deviation  $\sigma V_{\rm th}$ , since the distribution of  $V_{\rm th}$  usually shows a normal distribution.



Fig. 1.3 Classification of  $V_{\rm th}$  variation



Fig. 1.4 Trend of  $V_{\text{th}}$  variation ( $\sigma V_{\text{th}}$ ) [1.10]

The  $V_{\rm th}$  variation becomes small with the wider area of the gate because the impurity distribution should be random. This relationship is well known [1.11] and is defined as

$$\sigma V_{\rm th} = A_{\rm Vt} / (L_{\rm g} W_{\rm g})^{1/2}$$
(1.2)

where  $L_g$  and  $W_g$  are the length and width of a gate , and the gradient  $A_{Vt}$  is called the Pelgrom coefficient. Moreover, in conventional bulk CMOSFETs, the following relationship exists

$$A_{\rm Vt} \propto T_{\rm ox} (N_{channel})^{1/4}$$
 (1.3)

where  $T_{\text{ox}}$  and  $N_{\text{channel}}$  are the thickness of a gate oxide and a channel impurity density. Hence, the following relationship is drawn

$$\sigma V_{\rm th} \propto T_{\rm ox} (N_{channel})^{1/4} / (L_{\rm g} W_{\rm g})^{1/2} \propto k^{1/4}$$
 (1.4)

where k is the scaling factor. Because  $N_{\text{channel}}$  has increased to suppress the

short channel effect (SCE), the  $V_{\rm th}$  variation increases with scaling inherently. Thus, it is understood that the present  $V_{\rm th}$  variation problem is inevitably caused by the conventional bulk CMOSFETs' miniaturization.

#### 1.3 Intrinsic-channel MOSFET

To solve these problems, it is necessary to first decrease the  $V_{\rm th}$  variation due to size variations by suppressing SCE, and secondly to decrease RDF by lowering the impurity densities of the channel. However, intrinsic or low-dose channel devices must have some sort of countermeasure against SCE.

Fukuma proposed an intrinsic-channel MOSFET in 1988 [1.12]. The MOSFET (Fig. 1.5 left-hand side) has a thin channel and a p+ substrate under the channel through  $SiO_2$  layer to prevent punch through. However, the device was just proposed and had no way to fabricate, for example, a very thin channel on the  $SiO_2$  layer. A device with a 0.1-µm gate length as shown on the right-hand side in Fig. 1.5 was fabricated by using an epitaxial growth technology in 1990 [1.13]. For sub-100-nm technology node, however, a thinner epitaxial channel and dopant diffusion from the well under the channel by annealing become critical issue.



Fig. 1.5 Intrinsic-channel devices [1.12], [1.13]

Fully-depleted (FD) MOSFETs have strong immunity from SCE without increasing the impurity density of the channel because of their structures. By using commercially available silicon-on-insulator (SOI) wafers, FD-SOI MOSFETs can be easily fabricated. Conventional SOI wafers are consisted of thick (above 100 nm) buried oxide (BOX) and SOI layers. The thickness of the SOI layer can be thinned by thermal oxidation and wet-etching. Another FD MOSFET is so called FinFET, which originally proposed as fully depleted lean-channel transistor (DELTA) by Hisamoto et al. in 1989 [1.14], as shown in Fig. 1.6. The three-dimensional gate structure is so effective against SCE. The effectiveness of these structures for  $V_{\rm th}$  variation was reported in sub-100-nm node [1.15]. Detail comparisons with SOTB CMOSFET will be discussed in chapter 7.



Fig. 1.6 Schematic cross section of DELTA [1.14]

On the other hand, these FD devices have some inherent issues. To continue to both improve the speed and reduce the power from the system-LSI designer's viewpoint, it is necessary to set  $V_{\rm th}$  and  $V_{\rm dd}$  to the best value in every circuit block or set of transistors in LSI circuits. The multiple  $V_{\rm th}$ design, such as that with two or three kinds of  $V_{\rm th}$  setting, is already indispensable. In conventional bulk CMOSFETs, the multiple  $V_{\rm th}$  design can be easily obtained by adjusting the impurity density of the channel. The FD devices with intrinsic channels cannot use this way.

Additionally, a technique that controls  $V_{dd}$  adaptively according to the state of operation has also been applied [1.16]. A technique to apply substrate bias  $V_{bb}$  to control  $V_{th}$  flexibly is used in some applications, also [1.17]. This  $V_{bb}$ control technique is a strong tool that can minimize the performance deviation due to temperature fluctuation as well as the variation of each chip. Even in present scaled bulk CMOSFETs, it is difficult to apply  $V_{bb}$  because of the increase in the junction leakage current between the source/drain (S/D) and the substrate. In FD devices, the thick BOX layer or the vertical channel structure block the  $V_{bb}$  influence.

#### 1.4 SOTB CMOSFET

To solve the  $V_{\rm th}$  variation problem due to RDF and satisfy the demand from circuit designers, Tsuchiya et al. proposed silicon-on-thin-BOX (SOTB) CMOSFET [1.18]. Figure 1.7 shows a schematic cross-section of the SOTB structure. Ultrathin SOI and BOX layers make the transistor highly immune from SCE, and its intrinsic channel without halo implant suppresses the  $V_{\rm th}$  variation due to RDF. The thin BOX and impurity doping in the substrate just beneath the thin BOX enables a multiple  $V_{\rm th}$  design. This thin BOX and the doped region also enable the wide-range back-gate controllability which realizes optimization of both performance and power after fabrication. Furthermore, conventional bulk CMOSFET can be easily co-integrated by just removing the thin SOI and BOX layers.



Fig. 1.7 Schematic cross-sectional view of hybrid SOTB/bulk CMOSFETs [1.18]

After Tsuchiya proposed this concept, several groups reported the results of the same structure in sub-100-nm generations [1.19]-[1.21]. Their features are summarized in Fig. 1.8. Though they all have small raised S/D structure for obtaining low external S/D resistance ( $R_{sd}$ ), their off-current ( $I_{off}$ ) values are too large for low-standby power (LSTP) applications due to their low  $V_{th}$ of the conventional poly-Si gates. Moreover, the special features of the SOTB structure such as low variability or back-biasing were not reported.

	Offset Spacer 20nm 20nm		FD SQ, pMOS Thin BOX /GP
Gate	Poly-Si	Poly-Si	Poly-Si
Raised S/D	Yes	Yes	Yes
L <sub>g</sub> (nm)	20	30	70
SOI (nm)	20	10	14
BOX (nm)	20	5-25	20
<i>I</i> <sub>on</sub> (μΑ/μm)	830/500	-	480/680
I <sub>off</sub> (nA/μm)	100	>1000	100
Variability	Not reported	Not reported	Not reported
Back-biasing	Not reported	Not reported	Not reported
Ref.	[1.19]	[1.20]	[1.21]

Fig. 1.8 Previous works as for the same structure with SOTB

#### 1.5 Purpose of this study

Although the scaling of planar bulk MOSFET has continued so far, the end is impending. This is because the power consumption of LSIs is significantly increasing due to  $V_{\rm th}$  variation issues as described in section 1.2. FD-SOI CMOSFETs or FinFETs are one of the most promising candidates for the issues because of their low-dose channel and high immunity from SCE. However, they have some inherent problems, such as multi  $V_{\text{th}}$  design or back-biasing, as described in section 1.3.

The studies described in this thesis were accomplished in order to realize SOTB CMOSFET as a solution for the above stated problems, and thereby contributing to the realization of high performance and low power LSIs in the future generations. In order to sublimate SOTB from one of many candidates to the legitimate successor of the bulk planar CMOS, many problems need to be solved.

The studies of this thesis are classified roughly in two parts. Firstly, it is mentioned about the actual proof of superiority of SOTB CMOSFET to the conventional planar bulk CMOSFETs. For straight comparison with the bulk CMOSFETs, processes of SOTB CMOSFET needed to be developed in the 65-nm generation which was the latest node of those days. The characteristics of SOTB CMOSFET also needed to be examined in comparison with the ones of bulk CMOSFETs.

Another issue is solving the subjects for utilization. In order to put SOTB in practical use, it is very important that there is no inferior point to the conventional bulk CMOSFETs. However, there are following three subjects for the utilization of SOTB. The first subject is an integration of the transistor for high-voltage operation. In recent system on a chip (SoC), many functions are required to the one chip and the transistors for input/output (I/O) or analog applications are usually integrated with core transistors. The second subject is reliability issues such as hot carrier injection (HCI) and negative bias temperature instability (NBTI). The reliability of the conventional FD-SOI CMOSFETs in the advanced technology node has not been fully studied. In addition, the wide-range back-biasing of SOTB CMOSFET will be expected to influence the reliability. Lastly, the third subject is the ease of manufacturing. Though a fully-silicided (FUSI) gate process applied in SOTB fabrication for LSTP requirements is easy and simple, but the precise control of the manufacture variation is to be expected difficult especially for large scale integration. In the late 2000s, the mainstream of the gate structure to be studied had moved to the metal-inserted poly-Si (MIPS) gate structure. It is necessary to optimize the gate stack in order to applying for SOTB CMOSFET. These subjects described above are summarized in Table 1.2.

Subjects	Targets	Approaches
Realizing SOTB CMOSFET in 65-nm generation	$\cdot L_{g} = 50 \text{ nm}$ $\cdot \text{Desirable and multi } V_{th} \text{ for LSTP}$ $\cdot \text{Comparable } I_{on}/I_{off}$ $\cdot \text{Less } V_{th} \text{ variation}$ $\cdot \text{Characterization of back-biasing}$	•Combine FUSI gate and high raised S/D •Adjust the dopant concentration of the substrate beneath the BOX •Suppress SCE and RDF by FD-SOI structure with low-dose channel •Propose a way of back-biasing
Reduction of power consumption	•Ultralow off-current •Comparable inverter delay •Reduction of standby power •Reduction of V <sub>dd</sub> in SRAM	$\begin{array}{l} \cdot \mbox{GIDL reduction by controlling } L_{\rm ov} \\ \cdot \mbox{Boosted performance in the case of ultralow } I_{\rm off} \\ \cdot \mbox{Ultralow } I_{\rm off} \mbox{ and low variability} \end{array}$
CMOSFETs for I/O operation	•Comparable characteristics to conventional bulk I/O CMOSFETs	•Hybrid integration •Investigate the quality of the exposed surface
+Comparable lifetime to conventional bulk CMOSFETs •Clarify the mechanism		•Analsis of the electric fields in SOTB by using 2D simulator •Investigate the influence of back-biasing
MIPS gate for SOTB	Desirable V <sub>th</sub> for LSTP     Non-degraded narrow channel     characteristics	•SiON/TiN/poly-Si gate •Less silicidation process

Table 1.2 Subjects studied in this thesis

Figure 1.9 shows the configuration of this thesis. Chapter 2 covers the studies undertaken to develop the SOTB CMOSFET in 65-nm generation and examine the characteristics. The studies of reduction of the power consumption by using SOTB technology are covered in chapter 3. Chapter 4 covers the hybrid integration of SOTB and bulk CMOSFETs. Chapter 5 covers the analysis of HCI and NBTI of SOTB CMOSFET. Chapter 6 covers the studies of MIPS gate stacks for SOTB CMOSFET. The studies referred to in each chapter were done in order to achieve SOTB CMOSFET with high performance, low power consumption, and high reliability for future generation. Details are as follows.



Fig. 1.9 Configuration of this thesis

### <u>a) Realization and characterization of SOTB CMOSFET in 65-nm generation</u> (Chapter 2)

In FD-SOI devices for 65-nm generation, an ultrathin SOI layer below 15-nm is required to suppress SCE. The thin SOI layer makes increase in parasitic S/D resistance  $R_{\rm sd}$ . A raised S/D structure by selective epitaxial growth (SEG) has been adopted for obtaining low  $R_{\rm sd}$ . The structure needs to be optimized for SOTB CMOSFET. Another main issue for FD-SOI devices is to control the  $V_{\rm th}$  value. The intrinsic channels of the FD-SOI devices require suitable metal gate technology. However, it usually increases process complexity.

Though some results of the SOTB structure in sub-100-nm generation had been shown from other groups, important concerns about this structure such as the  $V_{\rm th}$  control including multi  $V_{\rm th}$  design, variability, and back-biasing had not been reported. In chapter 2, a novel process to realize SOTB CMOSFET for LSTP specifications is presented with solving the many trade-offs. The simple process makes a FUSI gate for desirable  $V_{\rm th}$  and relatively thick raised S/D for low  $R_{\rm sd}$  simultaneously. The superior characteristics of the fabricated SOTB CMOSFET to conventional bulk CMOSFETs in the same generation are shown. In addition, the special features such as low  $V_{\rm th}$  variation and wide-range back-biasing are demonstrated for the first time.

#### b) Reduction of power consumption by using SOTB technology (Chapter 3)

It was very difficult to decrease  $V_{dd}$  in those days due to the increasing  $V_{th}$  variation. And it has been continuing until now. Unless  $V_{dd}$  is reduced with scaling, the power consumption of the LSI will significantly increase due to an increase in both operational and standby leakage power. Though FD-SOI devices were expected to be able to help the problem, there were few reports about the variability and power reduction at that time.

In chapter 3, studies of reduction of the power consumption by using SOTB technology are discussed. It is shown that how the low  $V_{\rm th}$  variation of the SOTB CMOSFET impacts on the reduction of the supply voltage. An ultralow off-current (1 pA/µm) SOTB CMOSFET was developed for reducing the standby power. It is demonstrated that the wide-range back-biasing is effective for the high performance in the case of the ultralow off-current devices. It is also presented that how much the standby power of the 6T-SRAM, as a representative unit in LSI circuits, can be reduced by SOTB technology.

#### c) Hybrid integration of SOTB and bulk CMOSFETs (Chapter 4)

One of inherent problem of FD-SOI devices is its low breakdown voltage. In conventional SoC, however, high-voltage transistors are usually integrated for I/O operation. A simple answer to this issue in FD-SOI devices is to integrate bulk transistors with the FD-SOI platform. A previous approach was such that the thick BOX layer was removed by dry-etching and a Si layer by SEG was used to compensate the height difference [1.22].

In chapter 4, novel hybrid integration is presented. The height difference between the core and I/O regions is kept small due to the ultrathin SOI and BOX layers of SOTB CMOSFET. Therefore, the devices for core and I/O operations can be fabricated simultaneously. The characteristics of the I/O devices are shown to be comparable to conventional I/O devices. In addition, the reliability of the exposed surface of the Si substrate is thoroughly investigated.

#### d) HCI and NBTI reliability of SOTB CMOSFET (Chapter 5)

The reliability of FD-SOI CMOSFETs in sub-100-nm generations has not been fully investigated. For SOTB CMOSFET, moreover, its wide-range back-biasing is expected to have much influence the reliability because the back-biasing modulates the electric fields and carriers in the device.

In chapter 5, the HCI and NBTI reliability of SOTB CMOSFET is examined for the first time. The characteristics are analyzed in comparison with conventional bulk CMOSFETs. The difference of electric fields between SOTB and conventional bulk CMOSFETs are also analyzed by using 2D device simulator. In addition, the mechanisms including the effects of back-biasing are discussed in detail.

#### e) MIPS gate structure for SOTB CMOSFET (Chapter 6)

There is a concern regarding the mass production of SOTB with FUSI gate because the phase and the thickness of NiSi are hard to be controlled precisely. On the other hand, MIPS gate structures were widely studied in combination with high- $\kappa$  gate dielectrics in the late 2000s. For LSTP applications of 65-nm generation, however, the high- $\kappa$  gate dielectric is not required intensely because the EOT is around 2 nm.

In chapter 6, a reliable MIPS gate structure using conventional SiON gate dielectric for SOTB CMOSFET is presented. It was found that the characteristics of the FUSI gate SOTB CMOSFET degraded in the narrow channel due to the excess silicidation. The configuration of the MIPS gate stack is studied to obtain the desirable  $V_{\rm th}$  with considering the processes of SOTB CMOSFET. It is also shown that the superior narrow channel characteristics of the MIPS gate SOTB CMOSFET.

Finally, the results obtained in these studies are summarized and conclusions are presented in chapter 7. In addition, the importance of SOTB CMOSFET for future LSIs is discussed with comparing the other technology such as FinFETs.

#### 1.6 References

[1.1] G. E. Moore, "Progress in Digital Integrated Electronics" IEDM Tech. Dig. pp. 11, 1975.

[1.2] R. H. Dennard et al., "Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions" IEEE J. Solid-State Circuits, vol. SC-9, pp. 256-268, 1974.

[1.3] E. Takeda et al., "Submicron MOSFET Structure for Minimizing Channel Hot-Electron Injection" Proceedings of VLSI technology symp., pp. 22-23, 1981.

[1.4] T. Sakurai, "Perspectives of low-power VLSI's" IEICE Trans. Electron., E87-C, pp. 429-436, 2004.

[1.5] T. C. Chen, "Where CMOS is going : trendy hype vs. real technology" Plenary of ISSCC, pp. 1-18, 2006.

[1.6] K. Takeuchi et al., "Channel Engineering for the Reduction of Random-Dopant-Placement-Induced Threshold Voltage Fluctuation" Tech. Dig. Int. Electron Devices Meet., pp. 841-844, 1997.

[1.7] G. E. Moore, "Are We Really Ready for VLSI?" Keynote Address of ISSCC, pp. 54-55, 1979.

[1.8] A. Asenov et al., "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness" IEEE Trans Electron Devices, 50, pp. 1254-1260, 2003.

[1.9] T. Mizuno et al., "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's" IEEE Trans Electron Devices, 41, pp. 2216-2221, 1994.

[1.10] M. Yamaoka et al., "Low Power SRAM Menu for SoC Application Using Yin-Yang-Feedback Memory Cell Technology" Proceedings of VLSI circuits symp., pp. 288-289, 2004.

[1.11] M. J. M. Pelgrom et al., "Matching properties of MOS transistors" IEEE J. Solid-State Circuits, 24, pp. 1433-1439, 1989.

[1.12] M. Fukuma, "Limitations on MOS ULSIs" Proceedings of VLSI technology symp., pp. 7-8, 1988.

[1.13] M. Aoki et al., "0.1 μm CMOS Devices Using Low-Impurity-Channel Transistors (LICT)" Tech. Dig. Int. Electron Devices Meet., pp. 939-941, 1990.

[1.14] D. Hisamoto et al., "A Fully Depleted Lean-channel Transistor (DELTA) -- A novel vertical ultra thin SOI MOSFET --" Tech. Dig. Int. Electron Devices Meet., pp. 833-836, 1989.

[1.15] A. Thean et al., "Performance and Variability Comparisons between Multi-Gate FETs and Planar SOI Transistors" Tech. Dig. Int. Electron Devices Meet., pp. 881-884, 2006.

[1.16] M. Nakai et al., "Dynamic voltage and frequency management for a low-power embedded microprocessor" IEEE J. Solid-State Circuits, 40, pp. 28-35, 2005.

[1.17] M. Miyazaki et al., "A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias" Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf., pp. 420-421, 2000.

[1.18] R. Tsuchiya et al., "Silicon on thin BOX : a new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control" Tech. Dig. Int. Electron Devices Meet., pp. 631-634, 2004.

[1.19] H.-Y. Chen et al., "Novel 20nm Hybrid SOI/Bulk CMOS Technology with 0.183  $\mu$ m<sup>2</sup> 6T-SRAM Cell by Immersion Lithography" in Dig. VLSI Technol., pp. 16-17, Jun. 2005.

[1.20] M. Fujiwara et al., "Impact of BOX Scaling on 30 nm Gate Length FD SOI MOSFETs" in Proc. IEEE International SOI Conf., pp. 180-182, Oct. 2005.

[1.21] C. Gallon et al., "Ultra-Thin Fully Depleted SOI Devices with Thin BOX, Ground Plane and Strained Liner Booster" in Proc. IEEE International SOI Conf., pp. 17-18, 2006.
[1.22] M. Yang et al., "High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientations" Tech. Dig. Int. Electron Devices Meet., pp. 453-456, 2003.

# Chapter. 2 Realization and Characterization of SOTB CMOSFET in 65-nm generation

#### Abstract

SOTB CMOSFET for the target specification of 65-nm LSTP was firstly realized. A simple simultaneous silicide process for FUSI gate with relatively thick raised S/D was developed. This makes the gate fully silicided and prevents the excess silicidation in the S/D region at the same time. The characteristics such as the desirable multi  $V_{\rm th}$ , SCE, and  $I_{\rm on}/I_{\rm off}$  were studied. And they are shown to be superior in comparison with conventional bulk CMOSFETs. It was also demonstrated for the first time that the wide-range back-biasing of SOTB CMOSFET could optimize device performance and reduce in  $V_{\rm th}$  variation after device fabrication.

### Chapter.2 Realization and Characterization of SOTB CMOSFET in 65-nm generation

Contents

- 2.1 Introduction
- 2.2 Fabrication of SOTB CMOSFET
- 2.3 DC characteristics of SOTB CMOSFET for 1.2-V operation
- 2.4 Wide-range back-biasing of SOTB CMOSFET
- 2.5 Conclusion
- 2.6 References

#### 2.1 Introduction

FD-SOI devices have excellent characteristics, such as high SCE immunity, low subthreshold swing (SS), small junction capacitance and small floating body effect compared to bulk or partially-depleted (PD) SOI devices [2.1]. On the other hand, the threshold voltage needs to be controlled by the work function of the gate material. In addition, for sub-100-nm generations, parasitic source/drain (S/D) resistances ( $R_{sd}$ ) become a serious problem because of the ultrathin SOI layer, which is usually less than 25 nm.

After Tsuchiya proposed the concept of SOTB structure [2.2], several groups reported the results of the same structure in sub-100-nm generations [2.3]-[2.5]. They adopted thin SOI layer for SCE and raised S/D structure for low  $R_{\rm sd}$ . However, their  $V_{\rm th}$  values are too low for LSTP applications in their conventional poly-Si gates because there are few depletion layer charges in FD-SOI devices with low-dose channels. Metal gates with work function close to midgap, such as nickel silicide (NiSi), are suitable for the desirable  $V_{\rm th}$  values in FD-SOI devices [2.6]. However, a previous approach, in which the S/D and the gate are silicided separately by using a chemical mechanical polishing (CMP) technology, increases process complexity significantly [2.7].

In this chapter, a simple FUSI gate process without CMP for fabricating SOTB CMOSFET in 65-nm generation is presented. In this process, the gate and the raised S/D are silicided simultaneously by adjusting the heights of the gate and the raised S/D. The characteristics (SCE,  $V_{\rm th}$ ,  $I_{\rm on}/I_{\rm off}$ , and variability) of the fabricated SOTB CMOSFET are thoroughly investigated for the target specification. Moreover, the special feature of SOTB technology, that is, wide-range back-biasing, is demonstrated for the first time.

#### 2.2 Fabrication of SOTB CMOSFET

There are three key processes of fabricating SOTB devices. Firstly, one drawback of FD-SOI structure is the high parasitic series resistance of thin SOI layer. Elevated source/drain structure by using selective epitaxial growth (SEG) was adopted to reduce the parasitic resistance. Secondly, conventional poly- Si gate devices with lightly doped channel cannot be used for LSTP applications, since their standby current is too large due to their low  $V_{\text{th}}$ . In FD-SOI devices, one can obtain the desirable  $V_{\text{th}}$  value for LSTP by using a single midgap metal both for NMOS and PMOS. In this chapter, NiSi was adopted as a gate metal. A metal-inserted poly-Si (MIPS) gate structure can also be adopted, which described in chapter 6. Moreover, a hybrid process in which bulk I/O devices are integrated with SOTB devices is indispensable for SoC architecture. It is described in chapter 4.

Figure 2.1 shows the process steps of a SOTB CMOSFET in 65-nm generation. Firstly, commercially available SOI wafers with ultrathin BOX  $(T_{BOX} = 10 \text{ nm})$  [2.8] were thinned by sacrificial oxidation so that the thickness of the SOI layer reduced to 13 nm. By using the similar process steps as the conventional bulk CMOSFETs, shallow trench isolation (STI) formation and well implantation were done. For multi  $V_{th}$  design, the substrate beneath the BOX layer was implanted while keeping the dopant of the channel low. A halo implantation is not necessary to prevent SCE in FD-SOI devices. In the gate oxidation process, SiON gate dielectrics were formed at an equivalent oxide thickness (EOT) of 1.9 nm for SOTB core CMOSFETs.

The gate stack was constituted with a thin poly-Si layer (40 nm) and a cap  $SiO_2$  layer (consisted by tetraethyl orthosilicate tetraethoxysilane (TEOS)). After etching the gate stack, a thin high temperature oxide (HTO) and a SiN layers were deposited. When the SiN layer was etch-backed, the HTO layer was used as a stopper to protect the thin SOI layer from the etching damage. The formed SiN offset spacer was used to control overlap length between the gate and extensions  $(L_{ov})$  precisely in the S/D extension implantation. After forming a sidewall, an elevated S/D structure was formed by SEG to obtain low  $R_{\rm sd}$ . To prevent decrease in the SOI thickness in the S/D region, the conditions for etchings and pre-cleaning before the SEG were carefully optimized. It was also noted that the SiO<sub>2</sub> layer as a gate- capping was required to protect the poly-Si layer. Unless the poly-Si layer was exposed, an excessive Si layer over the gate was formed in the SEG. The height of the S/D was set to be higher than the gate poly-Si layer for the simultaneous FUSI. After an ion implantation for S/D region, a FUSI process was done as described below.



Fig. 2.1 Process steps of a FUSI-gate SOTB CMOSFET



Fig. 2.2 Relationship between on-current  $I_{\rm on}$  and external resistance  $R_{\rm sd}$ 

Figure 2.2 shows extracted  $R_{\rm sd}$  values in several process conditions. The enough low  $R_{\rm sd}$  below 200  $\Omega/\mu m$  was obtained in the optimum condition, resulting in no degradation of the  $I_{\rm on}$  value. In the case of un-optimized condition such as excess recess in the SOI layer, the  $I_{\rm on}$  value degraded in proportion to the high  $R_{\rm sd}$ .

In low-power FD-SOIs with intrinsic channels, no dual metal technology between NMOS and PMOS gates, such as NiSi phase control [2.9], is required when using nickel silicide as a gate electrode material. Here, the gate needs to be fully silicided on one side. On another side, however, the S/D region must not be fully silicided. If the SOI layer under the NiSi were fully silicided, the  $R_{\rm sd}$  increases due to the small contact area between Si and NiSi [2.10]. Therefore, the gate poly-Si and the S/D epitaxial Si were set to their optimal heights before gate-cap removal and fully silicided simultaneously in a single step without using CMP. A deposited Ni thickness was carefully designed. To precise control the thickness of the formed NiSi layer, 2-step annealing was adopted. The first annealing was to control the thickness of the NiSi layer, and the second annealing after removing the remained Ni layer was to control the phase of the NiSi layer.

Figure 2.3 shows a cross-sectional TEM image of a fabricated 50-nm-gate-length SOTB MOSFET. Energy-dispersive X-ray spectroscopy (EDS) indicated that the NiSi atomic ratio for both the gate and the source/drain was 1:1.



Fig. 2.3 A cross-sectional TEM image of 50-nm-gate-length SOTB MOSFET

Regarding the isolation between transistors and back-gate contacts, this SOTB technology uses a conventional STI process similar to the bulk technology. The slight change is that the trench is formed by dry etching three layers: the SOI, BOX, and substrate. Consequently, the isolation between devices on the SOI and back-gate contacts is ensured by STI. The well region, acting as a back gate and ground plane, was formed beneath the BOX layer and connected to the region of the back-gate contact through the area underneath the STI. The back-gates for NMOS and PMOS are also isolated by STI. This back-gate contact structure in SOTB technology can be fabricated with the same mask layout as the conventional bulk CMOSFET. A triple-well structure is also adopted to prevent leakage for back-gate biasing.

#### 2.3 DC characteristics of SOTB CMOSFET for 1.2-V operation

The typical subthreshold characteristics of the 50-nm-gate-length SOTB CMOSFETs at  $V_{dd} = 1.2$  V are plotted in Fig. 2.4. The desired symmetrical characteristics were successfully obtained with a single Ni FUSI gate. Figures 2.5 and 2.6 show the roll-off characteristics of SOTB NMOSFET and PMOSFET, respectively. They have suppressed SCE even in low-dose channel without halo implant, resulting in *SS* less than 90 mV/decade and drain induced barrier lowering (DIBL) less than 120 mV/V. They also show that multi  $V_{\rm th}$  values are successfully achieved for LSTP specifications by selecting the dopant of the substrates of 1x10<sup>18</sup> or 1x10<sup>16</sup> cm<sup>-3</sup>, respectively.



Fig. 2.4 Typical  $I_d$ - $V_g$  characteristics of 50-nm-gate-length SOTB CMOSFET



Fig. 2.5 Roll-off characteristics of SOTB NMOSFET



Fig. 2.6 Roll-off characteristics of SOTB PMOSFET

Figure 2.7 shows the output characteristics of SOTB CMOSFET. It is proven that the SOTB CMOSFET is free from the self-heating effect thanks to the ultrathin BOX. That is, negative drain conductance (decreasing  $I_d$  with increasing  $V_d$ ) was not observed. The off-state drain currents were less than 20 pA/µm due to the reduction of gate induced drain leakage (GIDL) with properly controlled  $L_{ov}$ . At the same time, the on-currents of 550 and 320 µA/µm for NMOS and PMOS are obtained. This is because FUSI suppresses gate depletion resulting in a 0.4 nm improvement, as evaluated by  $C^{c}V$ measurement. Additionally, it is possible that the volume expansion of FUSI gate causes compressive strain to the channel, which modulates carrier mobilities. These  $I_{on}/I_{off}$  values are in good agreement with the data based on bulk or FD-SOI technology for LSTP applications [2.11]-[2.13] as shown in Fig. 2.8. The above characteristics for the target specifications are summarized in Table 2.1.



Fig. 2.7  $I_d$ - $V_d$  characteristics of 50-nm-gate-length SOTB CMOSFET. No self-heating is evident due to the thin BOX



Fig. 2.8  $I_{on}$ - $I_{off}$  characteristics of 50-nm-gate-length SOTB CMOSFET in comparison with planar bulk CMOSFETs

Table 9.1	Comparison	oftho	charactoristics	in	65-nm	annoration
Table 2.1	Comparison	or the	characteristics	111	00 mm	generation

	[2.14]	[2.15]	Target	Results
Device	bulk	bulk	-	SOTB
$V_{\rm dd}$ (V)	1.2	1.2	1.2	1.2
$L_{g}$ (nm)	55	50	50	50
EOT (nm)	1.95	2.45 (CET)	1.9	1.9
Gate dielectric	SiON	HfSiON	SiON	SiON
$V_{ m th}$ (V)	0.3	0.3-0.5	Multi $V_{\rm th}$	0.35 (LVT) 0.45 (HVT)
$I_{\rm on}$ (NMOS) ( $\mu A/\mu m$ )	445	510	500	550
I <sub>on</sub> (PMOS) (μA/μm)	190	220	300	320
$I_{\rm off}$ (NMOS) (pA/ $\mu$ m)	10	20	20	20
$I_{\rm off}$ (PMOS) (pA/ $\mu$ m)	10	20	20	20
Avt (NMOS)	3-	~4	<2	1.8
Avt (PMOS)	(estimated as	s conv. bulk )	<2	1.5

#### 2.4 Wide-range back-biasing of SOTB CMOSFET

In the typical transistor design of SOTB, the  $V_{\rm th}$  without applying back-biasing can be controlled by changing the dopant concentration of the substrate beneath the thin BOX. While, time-to-time or area-to-area (including die-to-die or wafer-to-wafer) device characteristics can be widely controlled using the back-gate bias  $V_{\rm bb}$ . In particular, forward back-gate bias can be effectively used because there is no substrate leakage. Note that a forward bias higher than 0.6 V can never be applied in conventional bulk CMOSFETs owing to the significant increase in p-n junction leakage current from source to substrate. The dependences of  $V_{\rm th}$  and the *SS* of a 50-nm-gate-length SOTB CMOSFET on  $V_{\rm bb}$  at  $V_{\rm dd} = 1.2$  V are shown in Fig. 2.9. By applying a reverse  $V_{\rm bb}$ ,  $V_{\rm th}$  increased to above 0.6 V, and the *SS* decreased to less than 80 mV/decade. In contrast, by applying a forward back-gate bias of 1.2 V,  $V_{\rm th}$  can be lowered by more than 0.3 V while keeping the *SS* small. In such a high forward bias, there is no increase in the substrate leakage currents.

The back-gate bias dependences of the on- and off- currents of the SOTB CMOSFET are shown in Fig. 2.10. By applying a reverse back-gate bias of |1.2 V|,  $I_{\text{off}}$  can be reduced to less than 1/100 in PMOSFET. However, in NMOSFET,  $I_{\text{off}}$  cannot be decreased so much due to the large GIDL current. It will be considered extensively in chapter 3. On the other hand, the on-current of the SOTB CMOSFET can be increased by 30% for NMOS and by 44% for PMOS by applying a forward bias of |1.2 V|. This wide-range back-biasing can enable high-performance and low-power LSIs so that the forward biasing is used when faster speed is required, and the reverse biasing is used at the standby mode.



Fig. 2.9 Dependences of  $V_{\text{th}}$  and SS for a 50-nm-gate-length SOTB CMOSFET as a function of back-gate bias  $V_{\text{bb}}$  at  $V_{\text{dd}} = 1.2 \text{ V}$ 



Fig. 2.10 Dependences of  $V_{\text{th}}$  and SS for a 50-nm-gate-length SOTB CMOSFET as a function of back-gate bias  $V_{\text{bb}}$  at  $V_{\text{dd}} = 1.2$  V

As for conventional bulk structures, reverse biasing can be used to reduce the standby leakage after fabrication. However, this is less effective because both  $V_{\rm th}$  variation and GIDL increases [2.15]. In the SOTB case, GIDL is sufficiently suppressed by the intrinsic channel and the controlled  $L_{ov}$ , and forward  $V_{\rm bb}$  is also effective in adjusting the  $V_{\rm th}$  variation. The die-to-die compensation for the  $V_{\rm th}$  of each chip is demonstrated in Fig. 2.11. Each circle represents a 50-nm-gate-length NMOS of a chip. The open circles indicate the  $V_{\rm th}$  distribution without  $V_{\rm bb}$  control, and the closed circles indicate the distribution with  $V_{bb}$  control, that is, when the  $V_{bb}$  was adjusted for each transistor to approach the target  $V_{\rm th}$ . The  $V_{\rm bb}$  values range from -1.2 to 1.2 V, in 0.2-V increments. Without  $V_{\rm bb}$  control, the range of  $V_{\rm th}$ distributions is about 0.1 V due to size (gate length or layer thicknesses such as SOI) variations or channel dose fluctuations. The standard deviation  $\sigma V_{
m th}$ with  $V_{\rm bb}$  control was suppressed to 1/4 (case A) even with such a wide  $V_{\rm bb}$ step. In addition, the typical  $V_{\rm th}$  can be set arbitrarily within a range of 0.18 V (cases B and C), which is larger than the 0.1 V of the original  $V_{
m th}$ distribution, while keeping the variation suppressed. It is assumed, for instance, that setting the optimum  $V_{\rm bb}$  according to the speed and the power of the chip will improve the yield.



Fig. 2.11 V<sub>th</sub> shift and variation reduction of poly-Si gate SOTB NMOS

using back-gate bias  $V_{bb}$  ( $V_{bb}$ : -1.2 <  $V_{bb}$  < 1.2 V, increments = 0.2 V)

#### 2.5 Conclusion

A simple fabrication process of FUSI NiSi gate has been developed to fulfill the both requirements of full silicidation of the gate electrode and low parasitic resistance of raised S/D structure for fabricating 65-nm node SOTB CMOSFET. The optimal  $V_{\text{th}}$  for LSTP application in FUSI gate SOTB MOSFETs was obtained with a low doped channel. Multi  $V_{\text{th}}$  capability was also shown. The characteristics of SOTB CMOSFET were superior to that of the conventional bulk CMOSFETs even in 65-nm generation.

Back-gate bias control can optimize the power and performance of LSI chips after fabrication. It was shown that SOTB has a wide-range  $V_{\rm th}$ controllability using back-gate bias, even with a gate length of around 50 nm. An effective use of the back-biasing to decrease chip-to-chip  $V_{\rm th}$  variation was also firstly demonstrated. These results indicate that the SOTB technology can enhance the overall circuit performance and extend device scaling.

#### 2.6 References

[2.1] M. Yoshimi, et al., "Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI film," *IEEE Trans. Electron Devices*, vol. 36, pp. 493-503, 1989.

[2.2] R. Tsuchiya, et al. "Silicon on thin BOX : a new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control" Tech. Dig. Int. Electron Devices Meet., pp. 631-634, 2004.

[2.3] M. Fujiwara, T. Morooka, N. Yasutake, K. Ohuchi, N. Aoki, H. Tanimoto M. Kondo, K. Miyano, S. Inaba, K. Ishimaru, and H. Ishiuchi, "Impact of BOX Scaling on 30 nm Gate Length FD SOI MOSFETs," in Proc. IEEE International SOI Conf., pp. 180-182, Oct. 2005. [2.4] H.-Y. Chen, C.-Y. Chang, C.-C. Huang, T.-X. Chung, S.-D. Liu, J.-R. Hwang, Y.-H. Liu, Y.-J. Chou, H.-J. Wu, K.-C. Shu, C.-K. Huang, J.-W. You, J.-J. Shin, C.-K. Chen, C.-H. Lin, J.-W. Hsu, B.-C. Perng, P.-Y. Tsai, C.-C. Chen, J.-H. Shieh, H.-J. Tao, S.-C. Chen, T.-S. Gau, and F.-L. Yang, "Novel 20nm Hybrid SOI/Bulk CMOS Technology with 0.183 μm<sup>2</sup> 6T-SRAM Cell by Immersion Lithography," in Dig. VLSI Technol., pp. 16-17, Jun. 2005.

[2.5] C. Gallon, et al., "Ultra-Thin Fully Depleted SOI Devices with Thin BOX, Ground Plane and Strained Liner Booster," in Proc. IEEE International SOI Conf., pp. 17-18, 2006.

[2.6] Z. Krivokapic, et al., "Nickel Silicide Metal Gate FDSOI Devices with Improved Gate Oxide Leakage," Tech. Dig. Int. Electron Devices Meet., pp. 271-274, 2002.

[2.7] J. Kedzierski, et al., "Issues in NiSi-gated FDSOI device integration," Tech. Dig. Int. Electron Devices Meet., pp. 441-444, 2003.

[2.8] T. Yonehara, et al., Appl. Phys. Lett. 64, pp. 2108, 1994.

[2.9] A. Veloso, et al. "Dual work function phase controlled Ni-FUSI CMOS (NiSi NMOS, Ni<sub>2</sub>Si or Ni<sub>32</sub>Si<sub>12</sub> PMOS): Manufacturability, Reliability & Process Window Improvement by Sacrificial SiGe cap" Proceedings of VLSI technology symp., pp. 116-117, 2006.

[2.10] L. T. Su, M. J. Sherony, H. Hu, J. E. Chung, and D. A. Antoniadis : IEEE Electron Device Letters, Vol. 15, No. 9 p. 363, 1994.

[2.11] K. Kimizuka, et al. "Ultra-Low Standby Power (U-LSTP) 65-nm node CMOS Technology Utilizing HfSiON Dielectric and Body-biasing Scheme" Proceedings of VLSI technology symp., pp. 218-219, 2005.

[2.12] K. Utsumi et al., Proceedings of VLSI technology symp., pp. 216-218, 2005.

[2.13] Z. Luo et al., Tech. Dig. Int. Electron Devices Meet., pp. 661-664, 2004.
[2.14] Samuel K.H.Fung et al., Symp. VLSI Tech., pp.92-93, 2004.

[2.15] Y. Yasuda, et al. "Design methodology of body-biasing scheme for low power system LSI with Multi- $V_{\rm th}$  transistors" IEEE Trans Electron Devices, 54(11), pp. 2946-2952, 2007.

# Chapter. 3 Reduction of Power Consumption by Using SOTB Technology

#### Abstract

Ultralow off-current ( $I_{\rm off} < 1$  pA/µm) SOTB CMOSFET was developed in 65-nm generation. The off-current of SOTB CMOSFETs was studied and gate-induced drain leakage (GIDL) was adequately reduced by controlling the gate-overlap length. Boosted performance by using back-gate biasing in the case of the ultralow off-current SOTB was also demonstrated. And the faster inverter delay than conventional LSTP bulk CMOSFETs was shown. In addition, it was estimated how the standby leakage of a 1-M bit SRAM could be reduced by using the SOTB technology. The threshold voltage standard deviation ( $\sigma V_{\rm th}$ ) of SOTB was shown to be half in comparison with the ones of conventional bulk devices. If the  $\sigma V_{\rm th}$  becomes half, the integrated standby leakage of a large number of transistors becomes half. The ultralow off-current with a small variation also further reduces the standby leakage.

### Chapter.3 Reduction of Power Consumption by Using SOTB Technology

Contents

- 3.1 Introduction
- 3.2 Device design for GIDL reduction
- 3.3 Ultralow off-current
- 3.4 Boosted performance by using back-gate biasing
- 3.5 Variability of SOTB CMOSFET
- 3.6 Reduction of power consumption
- 3.7 Conclusion
- 3.8 References

#### 3.1 Introduction

Increasing power consumption is a serious problem in the scaled CMOS technology. There are two major causes for this. One is the growing difficulty in decreasing the supply voltage as described in chapter 1. Un-scalable supply voltage increases the dynamic power. The other is increasing off-leakage current. It was shown that the leakage power has been rapidly increasing and has reached or exceeded the level comparable to the dynamic power at the sub 65-nm generations [3.1]. The major cause of the increase in both dynamic and standby power is widely recognized to be increasing  $V_{\rm th}$  variation. Especially, because the random dopant fluctuation (RDF)-related variation has a random and local nature, it seriously degrades the stability of circuits, especially in static random access memory (SRAM).

In this chapter, it is studied what extent the small  $V_{\rm th}$  variability of SOTB technology can reduce the power consumption. Firstly, the off-state leakage current  $(I_{\text{off}})$  of SOTB CMOSFET is investigated. The  $I_{\text{off}}$  of the current extremely scaled CMOSFETs is mainly determined by a) the subthreshold leakage current, b) gate-induced drain leakage (GIDL) current, c) junction leakage current, and d) gate leakage current [3.2], [3.3]. As scaling continues, these leakage currents increase exponentially, and cannot be reduced without sacrificing driving performance. In SOTB CMOSFET, it was found that the GIDL current was major element of the  $I_{\text{off}}$ . By reducing the GIDL current, the ultralow  $I_{\rm off}$  (< 1 pA/ $\mu$ m) in 50-nm-gate-length SOTB CMOSFETs was achieved. The suppressed  $I_{\text{off}}$  variation is also shown. It is demonstrated that the performance could be boosted and the variation could be further suppressed by using back-gate biasing. Due to the ultralow  $I_{\rm off}$  and suppression of its variation, the impact on the reduction of the standby current of a large number of transistors was estimated. It is also shown that the low variability of SOTB technology could reduce the supply voltage in SRAM operation.

#### 3.2 Device design for GIDL reduction

For LSTP applications, a single mid-gap metal gate with an intrinsic

channel is easily introduced in the fabrication process and is suitable for the desired  $V_{\rm th}$ . However, unless the GIDL current is suppressed to less than the subthreshold leakage,  $I_{\rm off}$  cannot be reduced at the desired  $V_{\rm th}$ . GIDL increases when gate bias  $V_{\rm g}$  becomes negative (for NMOS, vice versa for PMOS). This is because of band-to-band tunneling in and around the drain junction below the gate edges. This leakage current is a source-to-drain current in SOI structures because of the BOX layer, unlike the bulk transistor in which the GIDL current flows to the substrate. In the SOTB structures, the intrinsic channel is also effective to suppress GIDL because of low electric field around the drain junction below the gate edges. Note that in an SOTB device, it is unnecessary to consider either the junction depth (because it is controlled only by SOI thickness) or the channel-impurity profile (because the SOTB device has an intrinsic channel without halo implant). Therefore, the control of GIDL in an SOTB is simple. Only the gate overlap length  $L_{\rm ov}$ , which is defined as the length of the overlapped region between gate and source/drain (S/D) extensions, needs to be controlled.

Figure 3.1 plots the calculated GIDL with various  $L_{ov}$  values by using the 2D device simulator (ATLAS) [3.4]. The parameters used in this calculation are as follows:  $L_{g}$ , SOI thickness, BOX thickness, gate oxide thickness, and supply voltage are 65, 15, 10, 2 nm, and 1.2 V, respectively. The inset shows the potential distribution with  $L_{ov}$  of 10 nm when  $V_{g}$  is -0.5 V and  $V_{dd}$  is 1.2 V. It is shown that the potential on the drain edge is steep due to the bias difference between the gate and drain. When  $L_{ov}$  is 10 nm,  $I_{off}$  (at  $V_{g} = 0$  V) increases because of the subthreshold leakage and the GIDL since the large overlap enhances both the SCE and the GIDL. Figure 3.2 shows the simulated relationship between the GIDL and  $I_{on}$ . The GIDL is defined as the drain current at  $V_{g} = -0.5$  V. By decreasing  $L_{ov}$  to less than a few nm, GIDL can be reduced sufficiently. At the same time, however,  $I_{on}$  also decreases. Therefore, this indicates that  $L_{ov}$  should be carefully optimized for a target specification.



Fig. 3.1 Simulated NMOS  $I_{\rm d} - V_{\rm g}$  characteristics as a function of gate overlap length  $L_{\rm ov}$  at  $V_{\rm dd} = 1.2$  V. The inset shows the potential distribution in SOTB structure at  $V_{\rm g} = -0.5$  V.



Fig. 3.2 Simulated NMOS  $I_{\rm d} - V_{\rm g}$  characteristics as a function of gate overlap length  $L_{\rm ov}$  at  $V_{\rm dd} = 1.2$  V. The inset shows the potential distribution in SOTB structure at  $V_{\rm g} = -0.5$  V.

#### 3.3 Ultralow off-current

The subthreshold characteristics of 50-nm-gate-length SOTB MOSFETs at  $|V_{ds}| = 1.2$  V with controlled  $L_{ov}$  for small  $I_{off}$  are shown in Fig. 3.3. The off-state drain currents were less than 1 pA/µm owing to the reduction of GIDL. The desired symmetrical  $V_{th}$  were successfully obtained with a single Ni FUSI gate, and  $I_{on} = 313 \mu$ A/µm for NMOS and 232 µA/µm for PMOS at  $I_{off} = 1$  pA/µm were obtained. These SOTB MOSFETs have also suppressed the short channel effect even with the intrinsic channel because of the thin SOI and BOX layers. As shown in the simulation, both  $I_{on}$  and  $I_{off}$  decreased with  $L_{ov}$  reduction. These  $I_{on}/I_{off}$  values are in good agreement with the data based on bulk or FD-SOI technology for LSTP applications [3.5].



Fig. 3.3  $I_{d}$ - $V_{g}$  characteristics of 50-nm-gate-length SOTB CMOS with controlled  $L_{ov}$ . The subthreshold slopes are 79 mV/decade for NMOS and 79 mV/decade for PMOS respectively.

Figure 3.4 plots minimum drain current  $(I_{dmin})$  and  $I_{on}$  versus  $L_{ov}$ . The  $I_{dmin}$  value is determined from the GIDL and subthreshold leakage, and is in a tradeoff relationship with  $I_{on}$ . Its typical value can be reduced to (or less

than) 1 pA/ $\mu$ m when  $L_{ov}$  is less than 4 nm. To adjust  $I_{dmin}$  to the desired  $I_{off}$  value, the control of impurity density in the substrate beneath the BOX layer and back-gate biasing are useful. The optimum  $L_{ov}$  condition should be determined by taking the inverter delay ( $\tau_{pd}$ ) into account, which will be discussed later.



Fig. 3.4 Measured dependency of NMOS device performance on  $L_{\rm ov}$  at  $L_{\rm g}$  = 50 nm, and  $V_{\rm ds}$  = 1.2 V. GIDL current is expressed as minimum drain current  $I_{\rm dmin}$  within the applied gate bias  $V_{\rm g}$ .

#### 3.4 Boosted performance by using back-gate biasing

In this SOTB device, driving performance can be drastically boosted as occasion demands. Figure 3.5 shows variable transistor performance of a 50-nm-gate-length SOTB CMOSFET by changing  $V_{bg}$  from reverse 1.2 V to forward 1.2 V in 0.1-V increments. In this device,  $I_{off}$  can be reduced a little in the standby-mode by applying reverse  $V_{bg}$ . It should be noted that at high reverse  $V_{bg}$ ,  $I_{off}$  slightly increases due to GIDL. On the other hand, as forward

 $V_{\text{bg}}$  increases,  $I_{\text{on}}$  can be drastically increased to more than the typical  $I_{\text{on}}$  values of conventional LSTP bulk CMOS (500 and 250  $\mu$ A/ $\mu$ m for NMOS and PMOS). Figure 3.6 shows a comparison of the 61-stage inverter delay  $\tau_{\text{pd}}$  between SOTB CMOSFETs with various  $L_{\text{ov}}$  and conventional LSTP bulk CMOSFETs at  $V_{\text{dd}} = 1.2$  V. These  $\tau_{\text{pd}}$  values are proportional to the reciprocal of the through current  $I_{\text{cc}}$ . The  $\tau_{\text{pd}}$  values of the SOTB CMOSFETs with  $L_{\text{ov}}$  of 9 nm is the same as those of the conventional LSTP bulk CMOSFETs because of high overlap capacitance. By reducing  $L_{\text{ov}}$  to less than 4 nm,  $I_{\text{on}}$  decreases, but faster  $\tau_{\text{pd}}$  values are obtained at the same  $I_{\text{cc}}$ . Additionally, the  $\tau_{\text{pd}}$  values can be further reduced by the boost mode in calculation. These results strongly suggest that proper control of  $L_{\text{ov}}$  reduces standby current and improves speed performance, and that boosting the forward-bias is effective for further improving circuit performance.



Fig. 3.5 Variable transistor performance of 50-nm-gate-length SOTB CMOSFET using back-gate bias  $V_{bg}$ .  $V_{bg}$  applied from reverse 1.2 V to forward 1.2 V, 0.1-V increments at  $|V_{ds}| = 1.2$  V.



Fig. 3.6 Comparison of 61-stages-inverter delay  $\tau_{pd}$  between conventional bulk CMOSFETs and SOTB CMOSFETs with various  $L_{ov}$  at  $V_{dd} = 1.2$  V. The  $\tau_{pd}$  value of an SOTB CMOSFET with  $L_{ov}$  of 9 nm was slower than the ones of SOTB CMOSFET with  $L_{ov} < 4$  nm, and the same as the bulk values despite

the increase of on current because of high overlap capacitance

#### 3.5 Variability of SOTB CMOSFET

As for conventional bulk structures, reverse biasing can be used to reduce the standby leakage after fabrication. However, it is less effective because both  $V_{\rm th}$  variation and GIDL increases [3.6]. In the SOTB case, GIDL is suppressed enough by controlling  $L_{\rm ov}$ , and forward  $V_{\rm bg}$  is also effective in adjusting  $V_{\rm th}$  variation. The die-to-die compensation for characteristic variation of each chip is demonstrated in Fig. 3.7. Each curve represents a 50-nm-gate length NMOS device characteristic of each chip. The black curves are those without  $V_{\rm bg}$  control, and the red ones are those with  $V_{\rm bg}$ control, that is, adjusting  $V_{\rm bg}$  for each transistor to obtain the target  $V_{\rm th}$ . The range of  $V_{\rm bg}$  is from -1.2 to 1.2 V in 0.1-V increments. By this control, the worst  $I_{\rm off}$  value can be decreased by nearly one order of magnitude and its range can be reduced to less than 1 order of magnitude. At the same time, the worst  $I_{\rm on}$  value can be improved up to 25%. This die-to-die variation is well known as "global" variation, and its main source is process variation, representing gate length and layer thicknesses. In this SOTB device, the variation of drain current is caused by not only  $V_{\rm th}$  variation but also parasitic S/D resistance ( $R_{\rm sd}$ ) variation. This is because that the height of raised source/drain structure and the condition of ion implantation were currently not fully optimized. Thus, in this case,  $I_{\rm on}$  variation remains quite large. It will be further improved with another back-gate control. These results indicate that the process yield can be improved by using back-gate bias trimming for below-specification chips, or the specification can be raised in prospecting the back-gate bias effects.



Fig. 3.7 Demonstration of die-to-die back-gate bias control to adjust  $I_{on}/I_{off}$  variation. Forward back-gate bias can be effectively used in SOTB schemes.

The nominal  $V_{\text{th}}$  cumulative probability plot of SOTB CMOSFETs indicates that the distribution is random and SCE is suppressed even down to 50 nm. The Pelgrom plot is shown in Fig. 3.8. The slope of the plot, the Pelgrom coefficient  $A_{\text{vt}}$ , is 1.8 and 1.5 mVµm for NMOS and PMOS, respectively. These values are about half those of conventional bulk CMOSFETs of the same technology generation due to the intrinsic channel without halo implant. Impurities below the BOX layer have a small impact on the variability. The local component of variation is also plotted. To extract the local variation of  $V_{\rm th}$ , the difference between the forward and the reverse measurement by exchanging the source and drain was used [3.7]. It has already been confirmed that this method simply represents the local variation of adjacent pair transistors [3.8]. These results suggest the SOTB CMOSFET is robust in terms of variability.



Fig. 3.8 Pelgrom plot of SOTB CMOSFETs for both global and local components.

Figure 3.9 shows  $\sigma V_{\text{th}}$  as a function of  $V_{\text{bg}}$  at  $V_{\text{ds}} = 1.2$  V. The device sizes are the same as L / W = 50 / 98 nm. A simulation curve is also shown. In the simulation, it is considered at possible variations, such as gate length, thicknesses of SOI, BOX, and gate-oxide layers, as well as impurity concentrations in both the SOI layer and the substrate below the BOX layer [3.9]. The assumed variations simply are  $\pm 10$  % for the process-induced variations as a result of  $3\sigma$  deviation. For the RDF, the dopant concentrations of SOI and substrate are calculated by peforming Monte Carlo simulations. In this method, not only the number of dopants but also the positions of dopants in both the channel and substrate are taken into account. The increase in  $\sigma V_{\text{th}}$  under forward bias is due to enhanced short channel effect which mainly caused by gate-length variation. On the other hand, the increase under reverse bias is mainly due to a back-gate bias factor  $\gamma$ , described as  $\Delta V_{\text{th}} / \Delta V_{\text{bg}}$ . This factor  $\gamma$  depends on the thicknesses of gate-oxide, SOI and BOX layers, and  $\sigma V_{\text{th}}$  increases with  $V_{\text{bg}}$  by the  $\gamma$ variation. Under the SOTB device structure, regardless of possible causes such as thicknesses of the SOI and BOX layers and the impurities below the BOX layer,  $\sigma V_{\text{th}}$  under a wide range of  $V_{\text{bg}}$  is still smaller than that of conventional bulk devices. When considering the variability in the future generation, other causes such as line edge roughness (LER) or metal gate granularity should be taken into account [3.10].



Fig. 3.9  $V_{\text{th}}$  variation ( $\sigma V_{\text{th}}$ ) as function of back-gate bias  $V_{\text{bg}}$  at  $V_{\text{ds}} = 1.2$  V. The solid lines are simulated  $\sigma V_{\text{th}}$  using device simulator.

#### 3.6 Reduction of power consumption

The variability of SOTB CMOSFETs has a significant impact on power consumption of LSIs. Because SRAM has been integrated in recent VLSI circuits with large capacities occupying large areas, reducing the power consumption of the SRAM is becoming increasingly important. Moreover, since the SRAM circuit is most sensitive to the local  $V_{\rm th}$  variation, it is assumed that achieving low  $V_{\rm dd}$  is most difficult with SRAM. Figure 3.10 plots the characteristics of 6T-SOTB SRAM cells 0.99  $\mu$ m<sup>2</sup> in area. The static noise margins (SNM) of 0.357 V at  $V_{\rm dd} = 1.2$  V and 0.142 V at  $V_{\rm dd} = 0.6$  V indicate a much more stable operation in comparison with conventional bulk ones. The fail bit count (FBC) analysis indicated that the SOTB-SRAM can operate as low as 0.6 V, whereas the bulk SRAM with the same cell size operates at 1.1 V [3.11].



Fig. 3.10 Measured butterfly curves of 50-nm-gate-length SOTB SRAM cell.

The variability and ultra-low off current of SOTB CMOSFETs have also a significant impact on standby power consumption of LSIs. The total standby leakage of a conventional 6T-SRAM cell is roughly expressed as

$$I_{\text{standby}} = 3I_{\text{off}} + 2I_{\text{gate}} \tag{3.1}$$

where  $I_{\text{gate}}$  is the gate leakage when the gate node of a transistor is high. The standby leakage of an SRAM between SOTB and bulk devices was calculated with taking variability into account. When  $V_{\text{th}}$  decreases from a typical value (ideally at the minimum  $I_{\text{d}}$  point determined both by subthreshold and GIDL currents),  $I_{\text{off}}$  increases on the subthreshold slope of 80 mV/decade. On the other hand,  $I_{\text{off}}$  also increases with larger  $V_{\text{th}}$  because of the GIDL with a slope of 400 mV/decade. The summation of off-currents taking  $V_{\text{th}}$ distribution into account is expressed as

$$\Sigma I_{\text{off}} = \int P(\Delta V_{\text{th}}) \ge I_{\text{off}} (\Delta V_{\text{th}})$$
(3.2)

where *P* is a probability of  $V_{\text{th}}$  in the distribution, and  $\Delta V_{\text{th}}$  is the deviation from the typical  $V_{\rm th}$ . Figure 3.11 shows a comparison of the  $V_{\rm th}$  probability distributions as a function of the deviation from the typical  $V_{\rm th}$  ( $\sigma V_{\rm th}$ ). The  $\sigma V_{\rm th}$  of SOTB and bulk devices is 27 and 54 mV, respectively.  $I_{\rm gate}$  is calculated as a constant without taking variability into account because its value is much smaller for LSTP applications, where  $J_{\rm g}$  is 2 x 10<sup>-3</sup> A/cm<sup>2</sup>. The integrated standby leakage of 1-Mbit SRAM is shown in Fig. 3.12. One typical  $I_{\text{off}}$  of SOTB devices is calculated as 10 pA/µm compared with bulk devices. The other typical  $I_{\rm off}$  value of SOTB devices is 1 pA/ $\mu$ m. When the typical  $I_{\rm off} = 10 \text{ pA/}\mu\text{m}$ , the standby leakage of the SOTB device is 44% that of the bulk ones. This result indicates that reducing  $\sigma V_{\rm th}$  by half also reduces the standby leakage by half. Moreover, when the typical  $I_{\text{off}}$  of an SOTB device = 1 pA/ $\mu$ m, the standby leakage can be further reduced to 6%. In the case of  $I_{\text{off}} = 1$  pA/µm, which indicates a lower on-state current, the driving performance can be boosted by using back-gate biasing in the SOTB technology.



Fig. 3.11 Comparison of  $V_{\rm th}$  distribution between conventional bulk CMOSFETs and SOTB CMOSFETs. The standard deviation ( $\sigma V_{\rm th}$ ) of SOTB devices is half of bulk devices. The range up to 6  $\sigma V_{\rm th}$  was calculated.



Fig. 3.12 Estimated standby leakage of 1-M bit SRAM taking V<sub>th</sub> variation into account. Gate leakage (GL) was calculated as constant and gate width was 90 nm.

#### 3.7 Conclusion

The off-current of SOTB CMOSFET was investigated and successfully reduced to 1 pA/ $\mu$ m. It was found that the major element of the off-current in the deep subthreshold regime was GIDL. And the GIDL was adequately reduced by precisely controlling  $L_{ov}$ . The optimization of  $L_{ov}$  also reduces the overlap capacitance and produces a faster inverter delay than conventional LSTP bulk CMOSFETs. In addition, it was clarified what extent the low variability of SOTB CMOSFET impacted on the reduction of the power consumption. Both ultralow off-current and small variation in SOTB CMOSFETs drastically reduce the standby leakage of SRAMs. These SOTB schemes described here will guarantee the successful reduction of standby power consumption with superior performance in VLSI circuits.

#### 3.8 References

[3.1] T. C. Chen, IEEE Int. Solid-State Circuits Conf., p. 1. 2006.

[3.2] Yo-Sheng Lin, Chung-Cheng Wu, Chih-Sheng Chang, Rong-Ping Yang, Wei-Ming Chen, Jhon-Jhy Liaw, et al. "Leakage Scaling in Deep Submicron CMOS for SoC," IEEE Trans Electron Dev. 49, p. 1034-1041, 2002.

[3.3] Alberto O. Adan, and Kenichi Higashi, "OFF-State Leakage Current Mechanisms in BulkSi and SOI MOSFETs and Their Impact on CMOS ULSIs Standby Current," IEEE Trans Electron Dev. 48, P. 2050-2057, 2001.
[3.4] <u>http://www.silvaco.com</u>

[3.5] C. Fenouillet-Beranger, S. Denorme, P. Perreau, C. Buj, O. Faynot, F. Andrieu, et al., "FDSOI devices with Thin BOX and Ground plane integration for 32nm node and below," ESSDERC, p. 206-209, 2008.

[3.6] Y. Yasuda, et al., "Design methodology of body-biasing scheme for low power system LSI with Multi- $V_{\rm th}$  transistors," IEEE Trans Electron Devices, 54(11), pp. 2946-2952, 2007.

[3.7] T. Tanaka, et al., "Direct Measurement of  $V_{\rm th}$  Fluctuation Caused by Impurity Positioning," Proceedings of VLSI technology symp., pp. 136-137, 2000.

[3.8] N. Sugii, et al., "Local  $V_{\rm th}$  Variability and Scalability in Silicon on Thin

BOX (SOTB) CMOS with Small Random-Dopant Fluctuation," IEEE Trans Electron Devices, 57, p. 835-845, 2010.

[3.9] T. Ohtou, N. Sugii, and T. Hiramoto, "Impact of Parameter Variations and Random Dopant Fluctuations on Short-Channel Fully Depleted SOI MOSFETs with Extremely Thin BOX," IEEE Electron Dev. Lett. 28, p. 740-742, 2007.

[3.10] A. R. Brown, et al., "Statistical Variability and Reliability in nanoscale FinFETs," IEDM Tech. Dig., pp. 5.4.1-5.4.4, 2011.

[3.11] R. Tsuchiya, et al., "Low Voltage ( $V_{dd}\sim0.6$  V) SRAM Operation Achieved by Reduced Threshold Voltage Variability in SOTB (Silicon on Thin BOX)," Proceedings of VLSI technology symp., pp. 150-151, 2009.

## Chapter. 4 Hybrid Integration of SOTB and Bulk CMOSFETs

#### Abstract

Hybrid integration of bulk CMOSFET into SOTB technology is presented in this chapter. The novel process of the hybrid integration was developed. And the characteristics of the integrated bulk CMOSFET on the Si substrate were investigated. It is shown that there is no damage of the process for the Si substrate. It is also shown that the characteristics of the integrated bulk CMOSFET are comparable to those of conventional bulk CMOSFETs. As in the integrated bulk CMOSFET with FUSI gates, the desirable  $V_{\rm th}$  and the uniformity of the values in a wafer are confirmed.

## Chapter.4 Hybrid Integration of SOTB and Bulk CMOSFETs

Contents

- 4.1 Introduction
- 4.2 Hybrid integration of SOTB and bulk CMOSFETs
- 4.3 Characteristics of hybrid bulk CMOSFET for I/O operation
- 4.4 Conclusion
- 4.5 References
## 4.1 Introduction

Some intrinsic problems with FD-SOI technology such as poor electrostatic discharge (ESD) susceptibility and low breakdown voltage are well known [4.1]. In SoCs or microcomputer chips, however, the supply voltages of 3.3 V or 5 V are used generally. The devices for analog applications are also used in higher voltages than those of logic devices. Therefore, transistors for high-voltage operation are usually integrated in a conventional chip.

The adverse effects such as low breakdown voltage of FD-SOI CMOSFETs can be easily avoided by combining bulk technology on the same wafer. The previous approach to integrating SOI and bulk technologies required the use of selective epitaxial growth to compensate for the height difference [4.2]. However, this approach requires over 100-nm Si-epitaxial layer with high quality, which significantly increases process complexity.

In this SOTB structure, bulk CMOSFETs for high-voltage I/O operation, ESD protection, and analog circuits can be easily integrated by removing the ultrathin SOI/BOX layers. This simplified SOTB/bulk hybrid technology is preferable because no design change for the conventional peripheral circuits is required. In this chapter, the novel hybrid integration is presented for the first time. The quality of the exposed surface of the Si substrate was examined. And hybrid bulk CMOSFETs with both poly-Si and FUSI gates were fabricated. The characteristics and reliabilities were investigated as a reference of those of conventional bulk CMOSFETs.

# 4.2 Hybrid integration of SOTB and bulk CMOSFETs

Figure 4.1 shows a process flow and a cross-sectional TEM image of a SOI/bulk hybrid structure. After the STI formation, the SOI layers ( $T_{SOI} \sim 12$  nm) on both the well contact and bulk active regions were removed by dry etching using a BOX layer ( $T_{BOX} \sim 10$  nm) as a stopper. In this step, isotropic and anisotropic etchings were combined to remove the SOI layer at the STI edge especially. After removing patterned photo resists, the SiO<sub>2</sub> layers on the both SOI and substrate were removed by 10% fluoric acid (HF) wet-etching. In some samples, a sacrificial oxidation before the gate

oxidation was done to remove the surface of the Si substrate in order to investigate the damage of the dry-etching.

Due to the small step height of 22 nm ( $T_{SOI} + T_{BOX}$ ), gate patterning can easily be performed on both the SOI and bulk regions simultaneously. This process enables the SOTB/bulk hybrid structure to be fabricated without requiring epitaxial growth to compensate for the height difference. The SOI region is on the left side of the TEM image, and the integrated bulk region is on the right. Smooth gate patterning without voids on both the SOI and bulk regions was confirmed. These integrated hybrid bulk CMOSFETs with a 7.5-nm-thick gate dielectric were fabricated on the exposed surface of the silicon support wafer by removing SOI/BOX layers.



Fig. 4.1 Process flow of hybrid SOI/bulk fabrication and a cross-sectional TEM image of poly-Si gate on hybrid SOI/bulk regions

The TEM images of the cross sections of the fabricated hybrid bulk transistors were shown in Fig. 4.2 (with poly-Si gate) and Fig. 4.3 (with FUSI gate). The thicknesses of the gate dielectrics and the gate lengths were both about 7.5 nm and 370 nm, respectively. In the FUSI gate device, it was

confirmed that the gate was fully silicided even in this long gate length.



Fig. 4.2 A TEM image of a fabricated hybrid bulk MOSFET with a poly-Si gate



Fig. 4.3 A TEM image of a fabricated hybrid bulk MOSFET with a FUSI gate

# 4.3 Characteristics of hybrid bulk CMOSFET for I/O operation

The fabricated hybrid CMOSFETs for 3.3-V operation were on the exposed surface of the silicon support wafer, by removing SOI/BOX layers. The quality of the surface after BOX removal is a concern in this process. Thus, the mobility and gate oxide interface trap density  $(D_{\rm it})$  of the hybrid bulk CMOSFETs were evaluated by using charge pumping method [4.3]. Carrier mobilities as high as a universal curve were achieved as shown in Fig. 4.4.  $D_{\rm it}$  as low as 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup> was achieved for both FUSI and poly-Si devices with no sacrificial oxidation of the surface as shown in Fig. 4.5. These results indicate that little damage is caused by dry etching during the SOI-layer removal. This is considered to be because the BOX layer is used as a stopper.



Fig. 4.4 Mobilities of hybrid bulk CMOSFETs for I/O operation



Fig. 4.5  $D_{\rm it}$  values of hybrid bulk MOSFETs

The FUSI gate process of SOTB CMOSFET is naturally applied also to hybrid bulk CMOSFET. In order to adjust the  $V_{\text{th}}$  of the hybrid bulk CMOSFET, an ion implantation for the channel of the hybrid bulk CMOSFET was controlled. The subthreshold characteristics of the 0.4-µm FUSI gate devices at  $|V_{\text{dd}}| = 3.3$  V are plotted in Fig. 4.6. The characteristics are also summarized in Table 4.1. The optimum values of  $V_{\text{th}}$  for the I/O transistor were obtained even in the NiSi FUSI gate. This indicated the proper control of the phase of NiSi was achieved [4.4]. The characteristics of the hybrid bulk transistor were almost comparable to those of a conventional bulk transistor. The large off-currents were due to the p-n junction leakage caused of the excess silicidation in the S/D regions. This would be solved in applying a raised S/D structure.



Fig. 4.6  $I_d$ - $V_g$  characteristics of FUSI-gate hybrid bulk CMOSFET

	Target	Results
$V_{\rm dd}$ (V)	3.3	3.3
$L_{g}$ (nm)	390	360
$T_{\rm ox}$ (nm)	7.5	7.5
$I_{\rm on}$ (NMOS) ( $\mu$ A/ $\mu$ m)	530	513
$I_{\rm on}$ (PMOS) ( $\mu$ A/ $\mu$ m)	275	272
$I_{\rm off}$ (NMOS) (pA/ $\mu$ m)	0.1	8.9
$I_{\rm off}$ (PMOS) (pA/ $\mu$ m)	0.5	4

 Table 4.1
 Characteristics of fabricated hybrid CMOSFETs

Finally, the reliability of the hybrid bulk transistor was investigated. Figure 4.7 shows a hot carrier injection (HCI) characteristics of the hybrid bulk NMOS. The stress conditions at 25°C are as follows. The  $V_{\rm gs}$  and  $V_{\rm ds}$  are 1.65

V and 3.3 V, respectively. This condition corresponds to the maximum substrate current which caused by impact ionization. The estimated lifetime by this test is 0.14 year at 3.63-V operation, which is a standard value for these devices. Time-dependent dielectric breakdown (TDDB) test was also evaluated. The  $V_{\rm gs}$  values were from 9 to 10 V at 125°C. The mean times of the breakdown were plotted in Fig. 4.8. A sufficiently long lifetime over 10 years is ensured at 3.3-V operation.



Fig. 4.7 HCI characteristics of hybrid bulk NMOS



Fig. 4.8 TDDB lifetime of hybrid bulk NMOS for I/O operation

# 4.4 Conclusion

A hybrid integration, in which SOTB and bulk CMOSFETs are fabricated at the same time, has been developed. It was shown that the process caused no damage to the exposed substrate. The quality of the gate dielectric of the hybrid bulk device was confirmed by evaluating the mobility,  $D_{\rm it}$  and TDDB of the device. It was also shown that the characteristics of the integrated hybrid bulk CMOSFETs were comparable to those of conventional bulk CMOSFETs. This SOTB/bulk hybrid technology can make it possible to integrate peripheral circuits into FD-SOI platform, which has been a weak point until now. Hence, this hybrid technology can bring the same usability as conventional platform.

# 4.5 References

[4.1] M. Yoshimi, et al., "Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFETs," IEEE Trans Electron Devices, 37, pp. 2015-2021, 1990.

[4.2] M. Yang, et al., "High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientations," Tech. Dig. Int. Electron Devices Meet., pp. 453-456, 2003.

[4.3] D. K. Schroder, Semiconductor material and device characterization, 2<sup>nd</sup>.
 Edition, Wiley, NewYork, 1998.

[4.4] Z. Krivokapic et al., "Nickel Silicide Metal Gate FDSOI Devices with Improved Gate Oxide Leakage," IEDM Tech. Dig., pp.271-274, 2002.

# Chapter. 5 HCI and NBTI Reliability of SOTB CMOSFET

# Abstract

The SOTB CMOSFET is one of the strong candidates for further scaling because of its smallest  $V_{\rm th}$  variation and back-bias controllability. This study focuses on its reliability, that is, hot-carrier-injection (HCI) degradation for NMOSFET and negative-bias temperature instability (NBTI) for PMOSFET. A comparison of the SOTB CMOSFET with a conventional bulk CMOSFET shows that the SOTB structure, which has a low-dose channel without halo implant, exhibits higher reliability. The impact of wide-range back-biasing in SOTB devices on reliability is determined; that is, back-biasing changes the mechanism of HCI degradation but does not affect NBTI degradation.

# Chapter.5 HCI and NBTI Reliability of SOTB CMOSFET

Contents

- 5.1 Introduction
- 5.2 Electrical characterization
- 5.3 Hot carrier injection in SOTB NMOSFET
- 5.4 Effect of back-biasing in the case of hot carrier injection
- 5.5 Negative bias temperature instability in SOTB PMOSFET
- 5.6 Effect of back-biasing in the case of negative bias temperature instability
- 5.7 Conclusion
- 5.8 References

## 5.1 Introduction

Reliability of FD-SOI structure (including SOTB) has not been fully understood. Especially, in the SOTB structure, electric-field strength in the device is different from that in conventional thick-BOX SOI devices because of the thin BOX and the efficacy of back-biasing. In order to put SOTB into practical use, it is very important to guarantee the reliability and understand the mechanism.

In this chapter, hot-carrier injection (HCI) is investigated as representative reliability issues for NMOSFET and negative-bias temperature instability (NBTI) for PMOSFET, respectively. Their characteristics are compared with ones of conventional bulk CMOSFETs. The electric field in the CMOS devices is simulated by using a 2D device simulator. Moreover, wide-range back-biasing through the thin BOX is one special feature of the SOTB device. The influences on both the HCI and NBTI degradation on device performance are examined for the first time.

# 5.2 Electrical characterization

The SOTB CMOSFETs described in chapter 2 are used for the examination. The channel impurities are implanted into a substrate beneath the BOX with deeper projection range, not into the SOI channel layer. Hence, the SOI layer is very lightly doped (i.e., density lower than  $10^{17}$  cm<sup>-3</sup>) without using a halo implant. In contrast, the substrate just beneath the BOX layer is doped to about  $10^{18}$  cm<sup>-3</sup> to adjust  $V_{\text{th}}$  (in case of  $V_{\text{th}}$  is about 0.4 V). Conventional bulk CMOSFETs, which have a poly-Si gate and a doped channel with a halo implant, were also fabricated for comparison. The gate dielectrics in all devices are SiON with 1.9-nm EOT. Since universal mobility is obtained [5.1], the Si/SiON interface is considered to be the same quality.

As for the stress-effect measurements, HCI was evaluated at room temperature, and NBTI was evaluated at 125°C. The drain current-gate voltage ( $I_d - V_g$ ) characteristics were measured at intervals of a certain stress time without recovery operation.  $V_{\text{th}}$  values were determined by saturation extrapolation. Drain voltage ( $V_d$ ) for the saturation condition was 1.2 V. The criteria for the lifetime of the SOTB CMOSFETs was set to 10% degradation from the initial states of the on-current  $I_{on}$  or  $V_{th}$  at  $V_d = 1.2$  V.

Firstly, the current-voltage characteristic of the SOTB NMOSFET was compared with that of a conventional bulk NMOSFET, as shown in Fig. 5.1.  $L_{\rm g}$  and  $W_{\rm g}$  used in this study were 55 nm and 8  $\mu$ m, respectively. The device characteristics such as  $V_{\text{th}}$ ,  $I_{\text{on}}$ , and  $I_{\text{off}}$  at  $V_{\text{dd}} = 1.2$  V of the NMOSFETs were nearly identical. The SOTB NMOSFET achieved comparable driving performance to the bulk NMOSFET because the raised source/drain (S/D) structure sufficiently lowered the S/D resistance, namely, to low less than 200  $\Omega$ · $\mu$ m. No kink effect was observed. This indicates fully-depleted operation without the floating-body effect. The drain breakdown voltage of the SOTB NMOSFET is about 1 V lower than that of the bulk NMOSFET. In FD-SOI devices, holes, which are generated by impact ionization at the drain edge, flow to the source. This hole current biases the source-body junction forward and amplifies drain current due to a parasitic bipolar effect [5.2]. When  $V_{\rm d}$  is over 2 V,  $I_{\rm d}$  of the SOTB NMOSFET starts to increase rapidly, independently of  $V_{\rm g}$ . It is thought that the impact ionization occurred because of the potential difference between the source and drain in short-channel devices, unlike longer channel devices, in which breakdown voltage depends on gate voltage. Note that the drop of drain-source voltage  $V_{\rm ds}$  due to the large current (e.g.,  $I_{\rm d}$  = 1000  $\mu$ A/ $\mu$ m) through  $R_{\rm sd}$  (200  $\Omega$ · $\mu$ m) is small enough (0.2 V) to be ignored.



Fig. 5.1 Comparison of  $I_d$ - $V_d$  characteristics between SOTB and bulk NMOSFETs

# 5.3 Hot carrier injection in SOTB NMOSFET

In conventional bulk MOSFETs, the largest degradation due to HCI used to occur at  $V_{\rm g} = V_{\rm d} / 2$ , which corresponds to maximum substrate current  $(I_{\rm sub})$ . For recent short-channel devices, however, the worst case of HCI has been reported to change to the channel-hot-electron (CHE) condition at  $V_{\rm g} = V_{\rm d}$ . On the other hand, since the hole-current due to impact ionization flows to the source in SOI MOSFETs, it cannot be evaluated by monitoring  $I_{\rm sub}$ . It is confirmed that the worst case degradation of HCI is at  $V_{\rm g} = V_{\rm d}$  in both SOTB and bulk NMOSFETs as shown in Fig. 5.2. The time dependence of threshold voltage shift ( $\Delta V_{\rm th}$ ) is represented by power-law as

$$\Delta V_{\rm th} = A t^{\rm n} \tag{5.1}$$

Here, *n* is the gradient of the straight line in the Fig. 5.2. The value of around 0.5 at the CHE condition ( $V_{\rm g} = V_{\rm d}$ ) indicates that the degradation is

caused by the interface trap generation [5.3]. It was reported that hot-electron injection by CHE generates interface trap and causes less electron trapping in the case of a thin gate oxide [5.4]. As for the results plotted in Fig. 5.2, the power-law slopes are all around 0.5 and independent of  $V_{\rm g}$ . Hence, the mechanism of interface trap generation is the same within the  $V_{\rm g}$  range in the figure, and the dominant factor is presumed to be the potential gradient between the drain and source in both SOTB and bulk devices. The amount of the degradation depends on the total drain current modulated by  $V_{\rm g}$ .





Fig. 5.2 Threshold-voltage shift  $(\Delta V_{th})$  with dependency on gate bias  $(V_g)$  under HCI stress in (a) SOTB and (b) bulk NMOSFETs

Figure 5.3 shows the dependency of stress bias ( $V_{\rm stress}$ ) of HCI degradation at  $V_{\rm g} = V_{\rm d}$ . The power-law slopes are also around 0.5 and independent of  $V_{\rm stress}$ . Hence, the interface-trap-generation mechanism is thought to be the same even in the case of  $V_{\rm stress}$  over 2 V, in which the parasitic bipolar effect occurs. The HCI lifetimes, defined as 10% degradation of I<sub>on</sub>, under the CHE condition are shown in Fig. 5.4. The SOTB lifetime dependence on  $V_{\rm stress}$ produces a longer lifetime at the operating voltage of 1.2 V than that of bulk device. To clarify the reason for this longer lifetime, the electric-field strengths in the devices with and without halo implant were simulated by using a 2D device simulator. The lateral electric-field strength,  $E_{\rm x}$ , of the silicon surface along the channel (x direction) at  $V_{\text{stress}} = 1.2$  and 2.4 V are shown in Fig. 5.5 (a). The profiles of net doping in the SOTB structure with and without halo implant are also shown in Fig. 5.5 (b).  $E_{
m x}$  at the drain edge of the devices with and without halo implant are almost the same at  $V_{\text{stress}}$  = 2.4 V due to the high drain voltage. Meanwhile, that of the device without halo implant becomes about 10% lower than that of the devices with halo

implant at 1.2 V, which is due to the abrupt p-n junction between the channel and drain. This is supposed to be the reason why the dependency on  $V_{\text{stress}}$  is different between SOTB and bulk devices. The advantage of no halo implant was also experimentally-confirmed in SOTB device [5.5].



Fig. 5.3 Stress bias ( $V_{\text{stress}}$ ) dependence of HCI degradation in SOTB device



Fig. 5.4 Comparison of HCI lifetime between SOTB and bulk NMOSFETs for  $V_{\rm d}$  =  $V_{\rm g}$ 



(a)



Fig. 5.5 (a) Simulated lateral electric-field strengths ( $E_x$ ) along the channel surface in SOTB structures with or without halo implant at  $V_{\text{stress}} = 2.4 \text{ V}$  (dashed) and 1.2 V (solid). (b) Net doping profiles along the channel surface

in the SOTB structures with and without halo implant

#### 5.4 Effect of back-biasing in the case of hot-carrier injection

In SOTB devices, wide-range back-biasing including a forward bias higher than 0.6 V is possible without any leakage due to the BOX layer. It significantly changes not only the drive current but also the strength of the vertical electric field strength ( $E_y$ ). Figure 5.6 shows the dependencies of the HCI characteristics on  $V_b$  at  $V_{\text{stress}} = 2.4$  V. The slope of the power-law changes from 0.4 at forward  $V_b$  to over 1.0 at reverse  $V_b$ . A slope of 1.0 at  $V_g =$  $V_d$  was reported [5.4]. In that study, electron trapping sites were produced by highly energetic hot-electron injection into the oxide. This phenomenon is different from the electron trapping before stressing (where a power-law slope of 0.2 is typical). When reverse back-biasing is applied in an SOTB

device, the highly energetic hot electrons due to high drain bias would be injected into the gate oxide by enhanced  $E_y$  and generate trapping sites, especially at the drain edge. As a result, the electron trapping is thought to be the dominant mechanism in reverse back-biasing. The simulated  $E_y$  at the silicon surface along the channel is shown in Fig. 5.7. Though electrostatic potential ( $\phi$ ) of silicon surface becomes higher toward drain, drain-side of channel (beyond pinch off point) is depleted due to high drain bias. In the depleted region, the  $\phi$  rapidly changes into the vertical y-direction depending on  $\phi$  of the substrate beneath the BOX layer. Hence,  $E_y$  (= -d $\phi$ /dy) increases only at the drain edge in reverse back-biasing. It is noted that the lateral electric field ( $E_x$ ) does not depend on  $V_b$  (not shown). On the other hand, the worst condition is forward back-biasing because a large number of hot electrons was generated by the large drain current (37% larger than that at  $V_{\rm b} = 0$  V), though the  $E_{\rm y}$  decreases under forward back-biasing. In the case of Fig. 5.6, the large drain current is a main factor for the amount of HCI degradation. Meanwhile, the  $E_y$  is considered to change the mechanism of the degradation. To evaluate the lifetime of this forward-bias state, the condition  $V_{\rm b}$  =  $V_{\rm stress}$  was used. Even under this forward back-biasing condition, the lifetime is sufficiently longer than 10 years, as shown in Fig. 5.8.



Fig. 5.6 Dependency of HCI characteristics on back-bias ( $V_b$ ) at  $V_{stress} = 2.4$  V



Fig. 5.7 Simulated vertical electric-field strength  $(E_y)$  along the channel surface at forward, reverse, and no back-biasing under HCI stress



Fig. 5.8 HCI lifetime of SOTB NMOSFET under forward back-biasing (i.e., worst-case degradation)

# 5.5 Negative bias temperature instability in SOTB PMOSFET

NBTI has not been investigated extensively in FD-SOI devices, although it is recognized as a major reliability issue in recent bulk PMOSFETs. Firstly, the gate leakage currents of SOTB PMOSFET were compared with that of bulk PMOSFET, as shown in Fig. 5.9. In the FUSI-gate SOTB PMOSFET (low-dose channel without halo implant) and the poly-Si-gate bulk PMOSFET (high-dose channel with halo implant), the  $I_g-V_g$  characteristics are almost the same. The  $I_g-V_g$  characteristic of the poly-Si-gate SOTB PMOSFET (low-dose channel with halo implant) is also the same, though the  $V_{\rm th}$  is different. Hence, the gate dielectrics of all devices are considered to be like-quality. Then, the NBTI characteristics of poly-Si-gate SOTB PMOSFET with that of bulk PMOSFET were compared, as shown in Fig. 5.10. The characteristic of SOTB PMOSFET with halo implant was also plotted. The gate bias  $V_g$  is set to be the same stress for each device as  $V_g - V_{\rm th} = -2.0$  V at 125°C. The same power-law slopes suggest the same degradation mechanism in the SOTB device as in the bulk device. The *n* value of around 0.3 presumably indicates the well-known reaction/diffusion model, which is the interaction of holes with hydrogen breaks Si-H bonds at the Si/oxide interface and hydrogen diffusion away from the interface into the gate oxide, generating interface traps [5.7]. Although the typical *n* value was 0.25 in this theory, a value over 0.3 was reported in the case of nitrided gate oxide, in which the introduction of nitrogen creates a number of oxide traps [5.8], [5.9]. The NBTI degradation of the SOTB device with halo implant (at 15 keV) is severer than that without halo implant. The degradation in the bulk device with halo implant at 30 keV is further enhanced. These results indicate that the NBTI degradation is enhanced due to additional exposed Si-H bonds caused by the halo and/or a high energy implant [5.10]. The NBTI lifetime for SOTB PMOSFET is estimated to exceed greatly the 10-year specification, as shown in Fig. 5.11.



Fig. 5.9 I<sub>d</sub>, I<sub>g</sub>-V<sub>g</sub> characteristics of poly-Si-gate bulk (high-dose channel with halo), poly-Si-gate SOTB (low-dose channel with halo), and FUSI-gate SOTB (low-dose channel without halo) PMOSFETs



Fig. 5.10 Comparison between NBTI characteristics of SOTB and bulk PMOSFETs



Fig. 5.11 NBTI lifetime of SOTB PMOSFET

# 5.6 Effect of back-biasing in the case of negative-bias temperature instability

The effect of back-biasing  $(V_{\rm b})$  on NBTI degradation in FUSI-gate SOTB PMOSFET, as shown in Fig. 5.12, was also investigated. In all three cases, there is little influence of  $V_b$  on NBTI degradation in both forward and reverse back-biasing. This result is presumably due to the fact that the influence of back-biasing on the electric fields at the channel surface and/or in the gate oxide is mostly screened by an inversion layer. Simulated vertical electric field  $(E_y)$  and hole concentration under the gate electrode as a function of back-bias voltage ( $V_b$ ) are shown in Fig. 5.13.  $E_y$  in the gate oxide is determined by the gate bias (not by back-biasing). It is clear that hole concentration at the silicon surface is slightly influenced by the back-biasing. In addition, substrate hot-hole injection under reverse back-biasing, which enhances NBTI degradation in conventional bulk PMOS [5.11], does not occur in the SOTB structure because of the BOX layer. It is also noted that vertical electric field  $E_y$  at the Si surface must be lower in SOTB devices with mid-gap gate metal and low-dose channel than in bulk devices with poly-Si gate and high-dose channel.



Fig. 5.12 Dependency of NBTI characteristics on back-bias  $(V_b)$ 



Fig. 5.13 Simulated vertical electric-field strength  $(E_y)$  and hole concentration under the gate as a function of back-bias  $(V_b)$  under NBTI stress

# 5.7 Conclusion

Effects of device structure and wide-range back-biasing on HCI and NBTI in SOTB CMOSFETs were studied. It is shown that HCI degradation in a NMOSFET is mainly caused by channel hot electron (CHE) injection generating interface traps, which is the same mechanism as that in a conventional bulk device. However, the lifetime of a SOTB device is longer than that of a bulk one because of a suppressed lateral electric field at the drain edge (due to no halo implant). It was found that the mechanism of interface trap generation changes to electron trapping under reverse back-biasing because of enhanced vertical electric field at drain edge, but the worst-case HCI degradation occurs in forward back-biasing because of increased drive current. The NBTI degradation in the SOTB PMOSFET can be explained by the conventional reaction-diffusion model. The long NBTI lifetime was confirmed because of low surface  $E_y$  and no halo implant. In addition, it was demonstrated that the back-biasing has a small impact on the NBTI degradation because of the screening effect of the inversion layer. These results indicate the superior features of SOTB technology in terms of reliability, even under a high level of performance boosting (i.e., back-biasing).

# 5.8 References

[5.1] H. Yoshimoto, N. Sugii, D. Hisamoto, S. Saito, R. Tsuchiya, and S. Kimura, "Extension of Universal Mobility Curve to Multi-Gate MOSFETs," in *IEDM Tech. Dig.*, pp. 703-706, Dec. 2007.

[5.2] J. Chen, F. Assaderaghi, H-J. Wann, P. Ko, C. Hu, P. Cheng, and T-Y. Chan, "An Accurate Model of Thin Film SOI MOSFET Breakdown Voltage," in *IEDM Tech. Dig.*, pp. 671-674, Dec. 1991.

[5.3] P. Heremans, R. Bellens, G. Groeseneken, and H. E. Maes, "Consistent Model for the Hot-Carrier Degradation in n-Channel and p-Channel MOSFET's," *IEEE Trans. Electron Devices*, vol. 35 (12), pp. 2194-2209, Dec. 1988.

[5.4] N. Koike and K. Tatsuuma, "A Drain Avalanche Hot Carrier Lifetime Model for n- and p-Channel MOSFETs," *IEEE Trans. Device and Materials Reliability*, vol. 4 (3), pp. 457-466, Sep. 2004.

[5.5] T. Ishigaki, R. Tsuchiya, Y. Morita, H. Yoshimoto, N. Sugii, and S. Kimura, "HCI and NBTI including the Effect of Back-Biasing in Thin-BOX FD-SOI CMOSFETs," in *Proc. Int. Rel. Phys. Symp.*, pp. 1049-1052, May. 2010.

[5.6] M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, "Dynamic voltage and frequency management for a low-power embedded microprocessor," *IEEE J. Solid-State Circuits*, vol. 40 (1), pp. 28-35, Jan. 2005.

[5.7] S. Mahapatra, P. B. Kumar, and M. A. Alam, "Investigation and Modeling of Interface and Bulk Trap Generation during Negative Bias Temperature Instability of p-MOSFETs," *IEEE Trans. Electron Devices*, vol. 51 (9), pp. 1371-1379, Sep. 2004. [5.8] N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C. T. Liu, R. C. Keller, and T. Horiuchi, "NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-μm gate CMOS generation," in *VLSI Symp. Tech. Dig.*, pp. 92-93, Jun. 2000.

[5.9] S. T. Liu, D. E. Ioannou, D. P. Ioannou, M. Flanery, and H. L. Hughes, "NBTI in SOI p-Channel MOS Field Effect Transistors," in *Integrated Reliability Workshop Final Report*, pp. 17-21, Oct. 2005.

[5.10] D. Brisbin, J. Yang, S. Bahl, and C. Parker, "Enhanced PMOS NBTI Degradation Due to Halo Implant Channeling," in *Proc. Int. Rel. Phys. Symp.*, pp. 61-66, May. 2008.

[5.11] M. Togo, T. Fukai, Y. Nakahara, S. Koyama, M. Makabe, E. Hasegawa, M. Nagase, T. Matsuda, K. Sakamoto, S. Fujiwara, Y. Goto, T. Yamamoto, T. Mogami, M. Ikeda, Y. Yamagata, and K. Imai, "Power-aware 65 nm Node CMOS Technology Using Variable V<sub>dd</sub> and Back-bias Control with Reliability Consideration for Back-bias Mode," in *VLSI Symp. Tech. Dig.*, pp. 88-89, Jun. 2004.

# Chapter. 6 MIPS Gate Structure for SOTB CMOSFET

# Abstract

A poly-Si/TiN/SiON gate stack for SOTB CMOSFET is studied. The flat-band voltage ( $V_{\rm fb}$ ) shift of the gate stack for the threshold voltage ( $V_{\rm tb}$ ) symmetry of SOTB CMOSFETs is investigated. It was found that the  $V_{\rm fb}$  shift depended on both TiN thickness and thermal load. Thicker TiN above 15 nm is preferable for obtaining the midgap value of  $V_{\rm fb}$  with considering the thermal budget of the SOTB process. The gate stack was integrated into SOTB CMOSFETs, which showed that the  $V_{\rm th}$  roll-off characteristics corresponded to the proper control of the effective work function by considering how the impurity-related work function modulation affects. Narrow channel characteristics of the TiN-gate SOTB CMOSFETs are also shown to be superior to fully silicided gate SOTB devices due to less silicidation.

# Chapter.6 MIPS Gate Structure for SOTB CMOSFET

Contents

- 6.1 Introduction
- 6.2 Investigation of flat-band voltages in poly-Si/TiN/SiON gate stacks
- 6.3 Integration of poly-Si/TiN/SiON gate stack into SOTB CMOSFETs
- 6.4 Conclusion
- 6.5 References

# 6.1 Introduction

In FDSOI CMOSFETs with an undoped channel, a single midgap metal gate electrode is preferable for easily obtaining symmetrical  $V_{\rm th}$  values between NMOS and PMOS. A metal gate also solves problems such as gate depletion and boron penetration in conventional poly-Si gates [6.1]. Nickel silicide (NiSi) is one such metal gate candidate. It is widely used to decrease the source/drain resistance ( $R_{\rm sd}$ ) at the contact region in the conventional bulk process. A fully silicided (FUSI) gate process for SOTB CMOSFETs was already described, in which the gate poly-Si and source/drain epitaxial Si were silicided simultaneously. However, this FUSI process was found to have a narrow process window. On the one hand the gate electrode should be completely silicided to control the work function, and on the other hand the silicon layer in the source-drain region should not be completely silicided to reduce access resistance [6.2]. In the narrow channels, especially, on-current ( $I_{\rm on}$ ) degradation due to excess silicidation in the source/drain region was observed.

An alternative candidate of the midgap metal gate electrode to FUSI is titanium nitride (TiN). A metal-inserted poly-Si stack (MIPS) using TiN, as poly-Si/TiN/HfO<sub>2</sub> gate, with FDSOI CMOSFETs such obtained symmetrical  $V_{\rm th}$  [6.3]. However, the high- $\kappa$  dielectrics are well known to cause some problems such as Fermi level pinning or degradation in mobility [6.4]. In this chapter, a reliable poly-Si/TiN/SiON gate stack for SOTB CMOSFETs was studied. The conventional SiON gate dielectric was used because high-k technology is not necessary for the target applications; low-standby-power applications with equivalent oxide thickness (EOT) around 2 nm. The flat-band-voltage ( $V_{\rm fb}$ ) shift behavior of the gate stack was thoroughly investigated to adjust  $V_{\rm th}$ , considering the thermal budget of the SOTB process. The SOTB CMOSFETs with the TiN gate stack was also fabricated and compared the characteristics between the TiN, FUSI, and poly-Si gate stacks.

# 6.2 Investigation of flat-band voltages in poly-Si/TiN/SiON gate stacks

The poly-Si/TiN/SiON gate stacks were investigated using NMOS capacitors fabricated on p-type bulk Si substrates. The processes of the samples were as follows. Local oxidation of silicon (LOCOS) was formed to define the active region. The SiON gate dielectric was thermally grown and the CVD-TiN film was deposited at 600°C followed by deposition of phosphorous (P)-doped n+ poly-Si. Subsequently, the gate stacks were patterned by dry-etching. Finally, spike annealing at 1050°C and additional annealing (in some samples) were carried out. Capacitance-voltage ( $C \cdot V$ ) characteristics were measured at 1 MHz and  $V_{\rm fb}$  and EOT were extracted [6.5].

The dependencies of the C V characteristics on the TiN thicknesses and thermal load are shown in Figs. 6.1 (a) and (b), respectively. The  $V_{\rm fb}$  and EOT extracted from the C V data are shown in Fig. 6.2. The n+ poly-Si/SiON gate stack with spike annealing at 1050°C as a control had a  $V_{\rm fb}$  of -0.84 V and EOT of 1.98 nm. It was found that the  $V_{\rm fb}$  value shifted toward the midgap (around -0.3 V) along with increasing TiN thickness and reached -0.4 V at a TiN thickness of 11 nm (Fig. 6.2 (a)) and the EOT values remained constant around 2 nm. Furthermore, the poly-Si/TiN (8 nm)/SiON gate stack without annealing showed a  $V_{\rm fb}$  of -0.22 V and EOT of 1.95 nm (Fig. 6.2 (b)). The  $V_{\rm fb}$ value of the gate stack was thus found to decrease as thermal load increased.







(b)

Fig. 6.1 *C*-*V* characteristics of NMOS capacitors with poly-Si/TiN/SiON gate stacks. (a) Dependencies on TiN thicknesses and (b) on thermal loads



Fig. 6.2 Extracted V<sub>fb</sub> and EOT of Fig. 2. (a) Dependencies on TiN thicknesses and (b) on thermal loads

Secondary ion mass spectrometry (SIMS) was conducted for investigating the  $V_{\rm fb}$  shift. Figures 6.3 (a), (b), and (c) show SIMS profiles of the (a) poly-Si/TiN (8 nm)/SiON stack with 1050°C spike annealing, (b) the poly-Si/TiN (8 nm)/SiON stack with 1050°C spike annealing and 900°C 200-min. annealing, and (c) the poly-Si/TiN (11 nm)/SiON stack with 1050°C spike annealing. SIMS was conducted from the backside of the substrate to obtain an accurate profile of the sample surface. The tail of the Ti profile in the poly-Si was inaccurate for this measurement technique because of the knock-on effect. The peaks of Si, O, and N at the poly-Si/TiN interface were also inaccurate quantitative values due to the matrix effect. Careful comparison of Figs. 6.3 (a) and (b) shows almost the same profiles of Ti, N, Si and O, except P. The P concentration of the gate stack with additional 900°C 200-min. annealing (Fig. 6.3 (b)) was found to increase at the TiN/SiON interface. It was presumed that the P of the doped poly-Si diffused into TiN and piled up at the TiN/SiON interface during annealing. Comparison of Figs. 6.3 (a) and (c) also shows the same profiles of Ti, N. Si, and O at the SiON/TiN interface. The P concentration of the gate stack with TiN (11 nm) (Fig. 6.3 (c)) at the TiN/SiON interface drastically reduced. The diffusion of P into TiN from the poly-Si was assumed to be suppressed by increasing the TiN film thickness.





Fig. 6.3 Backside secondary ion mass spectrometry (SIMS) profiles. (a)
Poly-Si/TiN (8 nm)/SiON stack with 1050°C spike annealing, (b) poly-Si/TiN (8 nm)/SiON stack with 1050°C spike annealing and 900°C 200-min.
### annealing, and (c) poly-Si/TiN (11 nm)/SiON stack with 1050°C spike annealing. Note that profiles are drawn from bottom of gate dielectric film into gate electrode

The mechanisms of the  $V_{\rm fb}$  shift in the TiN gate stacks have been extensively reported [6.6]-[6.10]. Sakashita et al. reported that Si diffused into the CVD-TiN/high-κ interface and the Fermi level might be pinned at the midgap of Si [6.6]. However, in the present experiments, Si diffusion was not observed and high-κ dielectric was not used. Kadoshima et al. reported that very thin  $TiO_x$  at the  $TiN/SiO_2$  interface was likely formed and modulated the work function [6.7]. In the present experiments, the increase in O at the TiN/SiO<sub>2</sub> interface was not observed and the EOT did not increase with an increase in the thermal load. Singanamalla et al. reported that aluminum (Al) implantation into TiN/SiO<sub>2</sub> modulated the effective work function (EWF) [6.8]. The presence of Al at the interface could result in additional dipole formation (Al-O-Si), resulting in electron transfer from Al due to the lower electronegativity with respect to Si and O. This could lead to a barrier-height increase resulting in an increase in the EWF. In the present experiments, the presence of P at the interface corresponded with the  $V_{\rm fb}$ shifts. The Pauling electronegativity values for P, Al, O, and Si are around 2.1, 1.6, 3.4, and 1.9, respectively. Hence, the same mechanism as a case of Al at the interface is inferable in the present case. Other causes for the  $V_{\rm fb}$ shifts could be TiN film stress or dielectric charge. Vitale et al. reported that the increase in positive charge along with increase in TiN thickness could be due to additional gate dielectric damage during longer sputtering time in PVD-TiN films [6.11]. For integrating the gate stack into SOTB CMOSFETs to adjust  $V_{\rm th}$ , the present results indicate that thicker TiN film and lower thermal load are preferable.

#### 6.3 Integration of poly-Si/TiN/SiON gate stack into SOTB CMOSFETs

The poly-Si/TiN/SiON gate stack mentioned above was integrated into SOTB CMOSFETs. The process flow of SOTB CMOSFETs with FUSI gates is described in chapter 2. The device structure is as follows. The thicknesses of the SOI and BOX layers are 13 and 10 nm, respectively. The impurity concentration of the channel is less than  $1 \times 10^{17}$  /cm<sup>3</sup> without halo implantation. The differences between the FUSI-gate and TiN-gate SOTB CMOSFETs are summarized in Table 6.1. The thicknesses of source/drain epitaxial Si and Ni silicide in the TiN-gate devices decreased to 30 and 20 nm (from 60 and 50 nm), respectively. The process temperatures decreased below  $600^{\circ}$ C, except for the  $800^{\circ}$ C epitaxial silicon process and activation annealing. Figure 6.4 shows a cross-sectional transmission electron microscope (TEM) image of the TiN-gate SOTB transistor.

	Process			
Device	SOTB			Conv. bulk
Gate	FUSI	TiN	Poly-Si	Poly-Si
Gate dielectric	SiON			
Gate poly-Si	P doped (before silicidation)	P doped	P imp. for NMOS B imp. for PMOS	P imp. for NMOS B imp. for PMOS
Si epi (S/D)	60 nm	30 nm (above TiN)	30 nm	-
NiSi	50 nm	20 nm	20 nm	20 nm
Channel immpurity	< 1x10 <sup>17</sup> /cm <sup>3</sup>	< 1x10 <sup>17</sup> /cm <sup>3</sup>	< 1x10 <sup>17</sup> /cm <sup>3</sup>	> 1x10 <sup>18</sup> /cm <sup>3</sup> with halo

 Table 6.1
 Process conditions for each device



Fig. 6.4 Cross-sectional transmission-electron-microscope (TEM) image of TiN-gate SOTB transistor before silicidation. TiN thickness was 8 nm and gate dielectric was SiON

The dependency of the  $V_{\rm th}$  roll-off characteristics on TiN thickness is shown in Fig. 6.5. The  $V_{\rm th}$  roll-off of the poly-Si gate SOTB CMOSFETs is also plotted. The worse  $V_{\rm th}$  roll-off of PMOS compared with that of NMOS was due to larger gate overlap length because boron (B) in the extension region of PMOS had a larger diffusion coefficient than arsenic (As) in NMOS and diffused into the channel during annealing. The  $V_{\rm th}$  symmetry between NMOS and PMOS improves with increase in TiN thickness, which is in accordance with the EWF results of gate stacks. This linear relationship between the  $V_{\rm th}$  symmetry and TiN thickness indicates that a TiN thickness around 15 nm or thicker is required for this symmetry.



Fig. 6.5 Dependency of  $V_{\rm th}$  roll-off characteristics on TiN thickness in TiN-gate SOTB CMOSFETs.  $V_{\rm th}$  values were extracted by extrapolating  $I_{\rm d}$  - $V_{\rm g}$  curve at  $V_{\rm ds}$  = 50 mV. Characteristics of poly-Si-gate SOTB devices are also plotted.

Figure 6.6 compares narrow-channel characteristics between TiN-gate and FUSI-gate PMOSFETs. It is found that the on-current decreases in the PMOS at the narrow-channel region, though the FUSI-gate  $V_{\rm th}$ characteristics are constant. The origins of the narrow-channel effects were reported as the transient enhanced diffusion (TED) of channel impurity [6.10] or the fringing of the electric field at the STI edge [6.11]. SOTB devices do not have these origins because of the undoped channel and the small bird's beak at the STI edge, resulting in no degradation of  $V_{
m th}$  characteristics (not shown). Figure 6.7 shows a TEM image of the source/drain region (parallel to the gate electrode) in the FUSI-gate SOTB PMOS. It was found that the NiSi encroached from the side of the raised source/drain into the SOI layer. This is because the epitaxial raised source/drain has a faceting structure and Ni-Si reaction also occurs on the side slope of the silicon epitaxial layer. Hence, the high raised source/drain could not solve the

problem in which the NiSi touches the BOX layer. If the silicide fully consumes the SOI layer, the parasitic series resistance increases significantly because the horizontal portion directly underneath the NiSi is no longer available for contact [6.2]. Figure 6.8 shows schematic cross-sectional views of source/drain structure with excess silicidation. In the case of wide channel (Fig. 6.8 (a)), the contact resistance with SOI and NiSi,  $R_{\rm c}$  is not dominant in the parasitic series resistance due to the large contact area. In the case of narrow channel with excess silicidation (Fig. 6.8 (b)), the contact area reduces significantly and the parasitic series resistance increases drastically. Therefore, the on-current of the FUSI-gate SOTB device decreases in narrow channel. On the other hand, there was no degradation in the drain current for narrow channel in the TiN-gate SOTB PMOS due to the reduced NiSi thickness (20 nm). Note that the difference in the absolute value of the on-current between the FUSI-gate and TiN-gate devices was due to the higher  $V_{\rm th}$  of the TiN-gate SOTB PMOS (Fig. 6.5) and not related to the intrinsic device structure.



Fig. 6.6 Comparison of narrow-channel characteristics between TiN-gate and FUSI-gate SOTB PMOSFETs. Gate lengths  $(L_g)$  were around 70 nm and on-currents  $(I_{on})$  were at  $V_{dd} = 1.2$  V.



Fig. 6.7 TEM image of source/drain region (parallel to gate electrode) in FUSI-gate SOTB PMOS.



Fig. 6.8 Schematic cross-sectional view of SOTB structure with silicided source/drains. (a) wide channel (b) narrow channel

#### 6.4 Conclusion

A poly-Si/TiN/SiON gate stack was investigated and integrated it into SOTB CMOSFETs. The  $V_{\rm fb}$  shift was studied to obtain the desired  $V_{\rm th}$  of the SOTB CMOSFETs. It was found that  $V_{\rm fb}$  shifted toward the midgap direction along with the increase in the TiN thickness and decrease in the thermal load. Diffusion of P from poly-Si into the TiN/SiON interface was confirmed using backside SIMS analysis. Over 15 nm of TiN thickness, considering the thermal budget of the SOTB process, is preferable for achieving  $V_{\rm th}$ symmetry between the SOTB NMOS and PMOS. Furthermore, the serious problem of Ion degradation of FUSI-gate SOTB devices in the narrow channels was observed. This is because the increased parasitic series resistance due to excess silicidation in the source/drain region. The high raised source/drain structure could not solve the problem because of the faceting structure of the epitaxial Si. The TiN-gate SOTB CMOSFETs have no degradation of on-current in narrow channel due to less silicidation. This improvement can enhance the applicability of SOTB technology for the integration of scaled device generation.

#### 6.5 References

[6.1] Y. Taur and T. Ning: *Fundamentals of Modern VLSI Devices* (Cambridge University Press, 1998)

[6.2] L. T. Su, M. J. Sherony, H. Hu, J. E. Chung, and D. A. Antoniadis : IEEE Electron Device Letters, Vol. 15, No. 9 p. 363, 1994.

[6.3] F. Andrieu, O. Faynot, X. Garros, D. Lafond, C. Buj-Dufournet, L. Tosti, S. Minoret, V. Vidal, J. C. Barbé, F. Allain, E. Rouchouze, L. Vandroux, V. Consnier, M. Cassé, V. Delaye, C. Carabasse, M. Burdin, G. Rolland, B. Guillaumot, J. P. Colonna, P. Besson, L. Brévard, D. Mariolle, P. Holliger, A. Vandooren, C. Fenouillet-Béranger, F. Martin and S. Deleonibus: IEDM Tech. Dig., p. 23.7, 2006.

[6.4] M. M. Frank: ESSCIRC, p. 50, 2011.

[6.5] D. K. Schroder: Semiconductor Material and Device characterization (Wiley-Interscience, New York, 1998) 2nd ed., p. 350. [6.6] S. Sakashita, T. Kawahara, M. Mizutani, M. Inoue, K. Mori, S. Yamanari, M. Higashi, Y. Nishida, K. Honda, N. Murata, J. Tsuchimoto, J. Yugami, H. Yoshimura, and M. Yoneda: Jpn. J. Appl. Phys. 46, p. 1859, 2007.
[6.7] M. Kadoshima, T. Matsuki, N. Mise, M. Sato, M. Hayashi, T. Aminaka, E. Kurosawa, M. Kitajima, S. Miyazaki, K. Shiraishi, T. Chikyo, K. Yamada, T. Aoyama, Y. Nara, and Y. Ohji: Symp. VLSI Tech., p. 48, 2008.

[6.8] R. Singanamall, H. Y. Yu, B. Van Daele, S. Kubicek, and K. De Meyer: IEEE Electron Device Letters, 28, p. 1089, 2007.

[6.9] S. A. Vitale, J. Kedzierski, P. Healey, P. W. Wyatt, and C. L. Keast: IEEE Trans. Electron Devices, 58, p. 419, 2011.

[6.10] A. Ono, R. Ueno, and I. Sakai: IEDM Tech. Dig., p. 227, 1997.

[6.11] K. Horita, T. Kuroi, Y. Itoh, K. Shiozawa, K. Eikyu, K. Goto, Y. Inoue, and M. Inuishi: Symp. VLSI Tech., p. 178, 2000.

# **Chapter. 7 Summary and Conclusions**

# Chapter.7 Summary and Conclusions

Contents

- 7.1 Summary
- 7.2 Conclusions
- 7.3 References

#### 7.1 Summary

In this thesis, various problems related to SOTB CMOSFET described in chapter 1 are investigated and solutions to those problems are proposed in order to achieve high performance, low power, and highly reliable LSIs. In chapter 7, the studies referred to in this thesis are summarized and their importance is described.

In chapter 2, realization and characterization of SOTB CMOSFET in 65-nm generation was described. The device fabrication process, that is, a simple FUSI gate and high raised S/D for the desirable  $V_{\rm th}$  and low  $R_{\rm sd}$ , was developed. The superior  $I_{\rm on}/I_{\rm off}$  and suppressed SCE to those of conventional planar bulk CMOSFET for LSTP were successfully obtained. In addition, the low  $V_{\rm th}$  variation was also achieved and the wide-range back-biasing was presented for the first time.

In chapter 3, reduction of power consumption by using SOTB technology was described. A SOTB CMOSFET with an ultralow off-current below 1  $pA/\mu m$  was developed by reducing GIDL. It was clarified what extent the low variability of SOTB CMOSFET could impact on the power consumption. In addition, it was also shown that both the ultralow off-current and its small variation drastically reduced the standby power below 10% in comparison with the one of conventional bulk CMOSFETs.

In chapter 4, novel hybrid integration of SOTB and bulk CMOSFETs was presented. The simple process flow suppressed the height difference between SOTB and bulk regions and could fabricate them at the same time. It was also shown that the process caused no damage to the exposed substrate. In addition, the quality of the gate dielectric of the hybrid bulk device was confirmed as the same with the conventional ones by evaluating the mobility,  $D_{\rm it}$ , and TDDB. It was also shown that the characteristics of the integrated hybrid bulk CMOSFETs were comparable to those of conventional bulk CMOSFETs.

In chapter 5, HCI and NBTI reliability of SOTB CMOSFET was described.

It was shown that HCI degradation in a NMOSFET was mainly caused by channel hot electron (CHE) injection generating interface traps, which was the same mechanism as that in a conventional bulk device. However, the lifetime of a SOTB device is longer than that of a bulk one because of a suppressed lateral electric field at the drain edge (due to no halo implant). It was found that the mechanism of interface trap generation changes to electron trapping under reverse back-biasing because of enhanced vertical electric field at drain edge, but the worst-case HCI degradation occurs in forward back-biasing because of increased drive current. The NBTI degradation in the SOTB PMOSFET was found to be explained by the conventional reaction-diffusion model. The long NBTI lifetime was confirmed because of low surface  $E_y$  and no halo implant. In addition, it was demonstrated that the back-biasing had a small impact on the NBTI degradation because of the screening effect of the inversion layer.

In chapter 6, MIPS gate structure for SOTB CMOSFET was described. The poly-Si/TiN/SiON gate stack was investigated and integrated it into SOTB CMOSFETs. It was found that  $V_{\rm fb}$  shifted toward the midgap direction along with the increase in the TiN thickness and decrease in the thermal load. Diffusion of P from poly-Si into the TiN/SiON interface was confirmed by using backside SIMS analysis. Over 15 nm of TiN thickness, considering the thermal budget of the SOTB process, is preferable for achieving  $V_{\rm th}$ symmetry between the SOTB NMOS and PMOS. Furthermore, the serious problem of  $I_{\rm on}$  degradation of FUSI-gate SOTB devices in the narrow channels was observed. This is because the increased parasitic series resistance due to excess silicidation in the source/drain region. The TiN-gate SOTB CMOSFETs have no degradation of on-current in narrow channel due to the less silicidation.

#### 7.2 Conclusions

In this thesis, it have been experimentally demonstrated that SOTB CMOSFET has superior characteristics, compatible design capability, and

higher reliability in comparison with planar bulk CMOSFET in 65-nm generation. Though the advanced planar bulk CMOSFET has downsized to 28-nm generation in these days, the older generations are in mass production now. Because SOTB CMOSFET has comparable interfaces with the conventional bulk CMOSFETs, such as multi  $V_{\text{th}}$ , bulk I/O CMOSFETs, and the same layout, it could be easily represented without design changes. If would be so, both operating voltage and standby power can be substantially reduced due to the low variability of the SOTB CMOSFET as described in this thesis. Moreover, when combined with the  $V_{bb}$  control of SOTB CMOSFET, it is possible to obtain the optimum power efficiency by flexibly changing  $V_{dd}$  and  $V_{th}$  to the operation situation. It is hoped that these flexible voltage controls will be applied to VLSI circuits in the future to meet the increasingly complex application demands.

Recently, the scalability of CMOSFETs has become a topic of utmost importance. In SOTB technology, scalability can be pursued by reducing the SOI and BOX thicknesses. The minimum SOI thickness is considered to be 6 nm, after which the influence of the quantum effect or mobility degradation appears [7.1]. Given this value and considering the thickness variation, the minimum gate length of the SOTB CMOSFET is expected to be below 20 nm while maintaining a small  $V_{\rm th}$  variation [7.2]. In addition, the applicability of back-gate biasing is important. Even if the uniformity of transistors is not maintained, the characteristic variation can be eased by correcting  $V_{bb}$  as described in this thesis. Though FinFET is starting to be adopted in 22-nm generation for high performance applications [7.3], the inherent problems such as multi V<sub>th</sub> and back-biasing capabilities remain very difficult. This means that the adaptive and flexible control cannot be used and the power crisis would rise again in near future. On the other hand, some approaches for back-biasing in FinFETs have been reported [7.4], [7.5]. Although they require complex processes or SOI wafer, the effectiveness of back-biasing was confirmed. In addition, though FinFETs have superior subthreshold slope than SOTB CMOSFETs, some variation causes such as line edge roughness have larger influence in advanced technology nodes. Hence, SOTB devices have the smallest variability in comparison with conventional bulk CMOSFETs and FinFETs [7.6]. These features indicate that SOTB CMOSFETs are suitable for low power applications.

The remained subjects for utilization of SOTB CMOSFET would be large scale integration and circuit techniques to use the SOTB technology. For the early migration to new device architecture like SOTB from the conventional one, design compatibility with the existing circuit technology is very important. Moreover, circuit-device interaction in the circuit design stage is also important to fully take advantage of the features of the SOTB, for example, effective use of back-biasing. Figures 7.1 and 7.2 show a design environment and a standard cell layout of SOTB technology, respectively. The design flow for the hybrid SOTB/bulk technology is basically the same as the conventional one. The essential parts are considered to be standard-cell layout, SPICE characterization, and timing analysis. The standard-cell library of smaller area and higher back-bias-voltage stability is essential for the competitive IC design. Precise characterization of timing and power is also important. The implementation of a new SPICE model that is fully compatible with FD-SOI and the back-biasing is desired. Also, static timing analysis including the local and global variability is a core of the circuit design with maximum power efficiency.



Fig. 7.1 Design environment of SOTB technology for large scale integration



Fig. 7.2 A standard cell layout of SOTB

Studies for these subjects are now carried on into low-power electronics association & project (LEAP) [7.7]. Further  $V_{dd}$  reduction to 0.4-V (ideal minimum power per operation) is aimed in the project. With decreasing  $V_{dd}$ below 0.4 V, operation frequency f significantly decreases and the leakage power component relatively increases. In SOTB technology, the adaptive back-bias technique is useful to control the power efficiency more flexibly by changing not only  $V_{dd}$  but also  $V_{th}$ . With this technique, the power per operation can be decreased with low  $V_{dd}$  satisfying the speed requirement.

On the other hand, the SOTB technology would be starting to launch at 28-nm generation in Europe [7.8]. The author looks forward to the further progress of this FD-SOI technology and hopes this study would help it.

#### 7.3 References

[7.1] K. Uchida, et al., "Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance, and threshold voltage

of ultrathin body SOI MOSFETs," Tech. Dig. Int. Electron Devices Meet., pp. 633-636, 2001.

[7.2] N. Sugii, et al., "Local  $V_{\rm th}$  Variability and Scalability in Silicon on Thin BOX (SOTB) CMOS with Small Random-Dopant Fluctuation," IEEE Trans Electron Devices, 57, p. 835-845, 2010.

[7.3] <u>http://www.intel.com</u>

[7.4] Y. Liu, et al., "Cointegration of High-Performance Tied-Gate Three-Therminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs with Asymmetric Gate-Oxide Thicknesses," IEEE Electron Device Letters, 28, p. 517-519, 2007.

[7.5] T. Nagumo, et al., "Design Guideline of Multi-Gate MOSFETs with Substrate-Bias Control," IEEE Trans Electron Devices, 53, p. 3025-3031, 2006.

[7.6] M. Badaroglu, et al., "Circuit and Product Level Assessment of Emerging Fully Depleted Channel Devices: FinFET and UTBOX-SOI," CMOS Emerging Technologies Conference, 2012.

[7.7] http://www.leap.or.jp

[7.8] <u>http://www.stericsson.com</u>

## Publications and Presentations

#### **Publications**

1. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, N. Sugii, S. Kimura, T. Iwamatsu, T. Ipposhi, Y. Inoue, and T. Hiramoto, "Wide-Range Threshold Voltage Controllable Silicon on Thin Buried Oxide Integrated with Bulk Complementary Metal Oxide Semiconductor Featuring Fully Silicided NiSi Gate Electrode," JJAP, Vol. 47, 2585-2588, 2008.

2. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, H. Yoshimoto, N. Sugii, T. Iwamatsu, H. Oda, Y. Inoue, T. Ohtou, T. Hiramoto, and S. Kimura, "Silicon on thin BOX (SOTB) CMOS for ultralow standby power with forward-biasing performance booster," Solid-State Electronics, Vol. 53, 717-722, 2009.

3. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, N. Sugii, and S. Kimura, "Effects of Device Structure and Back Biasing on HCI and NBTI in Silicon-on-Thin-BOX (SOTB) CMOSFET," IEEE TED, Vol. 58, 1197-1204, 2010.

4. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, N. Sugii, S. Kimura, T. Iwamatsu, H. Oda, and Y. Inoue, "Investigation and integration of SiON/TiN/poly-Si gate stack in silicon-on-thin-BOX (SOTB) CMOSFET," JJAP, Vol. 51, 076504, 2012.

#### Presentations

<u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, N. Sugii, S. Kimura, T. Iwamatsu, T. Ipposhi, Y. Inoue, and T. Hiramoto, "Wide-Range V<sub>th</sub> Controllable SOTB (Silicon on Thin BOX) Integrated with Bulk CMOS Featuring Fully Silicided NiSi Gate Electrode," SSDM, 886-887, 2007.

2. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, H. Yoshimoto, N. Sugii, T. Iwamatsu, H. Oda, Y. Inoue, T. Ohtou, T. Hiramoto, and S. Kimura, "Silicon on Thin BOX (SOTB) CMOS for Ultralow Standby Power with Forward-biasing Performance Booster", ESSDERC, 198-201, 2008.

3. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, H. Yoshimoto, N. Sugii, and S. Kimura, "HCI and NBTI including the effect of back-biasing in thin-BOX FD-SOI CMOSFETs," IRPS, 1049-1052, 2010.

# Books

1. <u>T. Ishigaki</u>, R. Tsuchiya, Y. Morita, N. Sugii, and S. Kimura, "Ultralow-power LSI Technology with Silicon on Thin Buried Oxide (SOTB) CMOSFET," Solid State Circuits Technologies Edited by Jacobus W. Swart, Chap. 7, INTECH, 2010.