

論文 / 著書情報  
Article / Book Information

題目(和文)	
Title(English)	A Study on Atomic Layer Deposited SiO <sub>2</sub> for SiC Gate Dielectrics
著者(和文)	LEIYIMING
Author(English)	Lei Yiming
出典(和文)	学位:博士(工学), 学位授与機関:東京工業大学, 報告番号:甲第10920号, 授与年月日:2018年6月30日, 学位の種別:課程博士, 審査員:角嶋 邦之,筒井 一生,若林 整,渡辺 正裕,飯野 裕明,岩井 洋
Citation(English)	Degree:Doctor (Engineering), Conferring organization: Tokyo Institute of Technology, Report number:甲第10920号, Conferred date:2018/6/30, Degree Type:Course doctor, Examiner:,,,,,
学位種別(和文)	博士論文
Category(English)	Doctoral Thesis
種別(和文)	論文要旨
Type(English)	Summary

## 論文要旨

THESIS SUMMARY

専攻 : Department of	物理電子システム創造 専攻	申請学位 (専攻分野) : Academic Degree Requested	博士 (engineering) Doctor of
学生氏名 : Student's Name	LEI YIMING	指導教員 (主) : Academic Supervisor(main)	角嶋 邦之
		指導教員 (副) : Academic Supervisor(sub)	筒井 一生

要旨 (英文 800 語程度)

Thesis Summary (approx.800 English Words )

This thesis is titled with 「A Study on Atomic Layer Deposited SiO<sub>2</sub> for SiC Gate Dielectrics」, and contains 8 chapters. The abstract of each chapter is as follow:

The first chapter introduced the background of SiC semiconductor devices. Silicon carbide (SiC) is a promising candidate for replacing traditional Si semiconductor, owing to its superior physical characteristics such as wide bandgap and high thermal conductivity. However, SiC has long been suffered from low interface properties between gate dielectrics and SiC. The reported methods to improve interface characteristics such as nitride oxide (NO<sub>x</sub>) gas annealing and high temperature oxidation has been introduced and unsolved issue for gate dielectrics on SiC has been discussed. On the other hand, the problem of uneven gate oxide by thermal SiO<sub>2</sub> on trench MOSFET has been introduced, and the advantage of using ALD-SiO<sub>2</sub> to suppress oxide thickness fluctuation has been discussed. Based on the above introduction, the purpose and structure of this thesis have also been presented in this chapter.

The second chapter introduced fabrication processes and physical analysis methods of SiC devices in this thesis. The evaluation methods for electrical characteristics like interface state density ( $D_{it}$ ) for MOS-capacitor and electron mobility for MOSFET has also been introduced in this chapter.

The third chapter introduced the precursor selection of ALD-SiO<sub>2</sub> deposition. Although residual carbon (C) density in deposited film is higher than other candidates for the precursor, tris(dimethylamino)silane (TDMAS) is chosen as the precursor material attribute to its high vapor pressure and high thermostability. The process parameter, the deposited ALD-SiO<sub>2</sub> film properties and dielectric breakdown property have been discussed. With O<sub>2</sub> plasma as an oxidant for the deposition, a fine ALD-SiO<sub>2</sub> film can be deposited with low interface roughness of 0.3nm, density of 2.4g/cm<sup>3</sup> and high breakdown filed of 8MV/cm.

The fourth chapter discussed the properties of SiC capacitors with ALD-SiO<sub>2</sub> gate dielectrics. Although post-deposition annealing (PDA) improved characteristics of ALD-SiO<sub>2</sub> with higher temperature has been found, the improvement is limited and further improvement is still necessary. On the other hand, post-metallization annealing (PMA) successfully reduced fixed charge and hysteresis at relatively low temperature compared with thermal oxidation. Furthermore, with long time annealing at 950°C, a low  $D_{it}$  of 10<sup>11</sup>cm<sup>-2</sup>/eV magnitude can be achieved, which is considered to be an extremely low value for

deposition gate dielectrics. Based on the results, a model has been presented that PMA achieved low oxygen partial pressure in oxide film by electrode layer capped annealing, which consistently suppressed interface oxidation that generates new C and removed residual C in ALD-SiO<sub>2</sub> dielectrics at the same time.

The fifth chapter discussed the enhanced oxidation effect with La<sub>2</sub>O<sub>3</sub> insertion for SiC. The reaction process of deposited La<sub>2</sub>O<sub>3</sub> reacted with SiC substrate, formed with La-silicate and thick SiO<sub>2</sub> has been introduced. A model has been presented that radical oxygen generated by the catalytic effect of La<sub>2</sub>O<sub>3</sub> enhanced oxidation of SiC. Although reaction formed La-silicate agglomerated at the interface, an insertion of ALD-SiO<sub>2</sub> interface layer with deposition of ALD-SiO<sub>2</sub> capping layer on La<sub>2</sub>O<sub>3</sub> successfully suppressed the La<sub>2</sub>O<sub>3</sub> agglomeration and reduced interface roughness. Also, the residual C density in ALD-SiO<sub>2</sub> was reduced to 1/10 with catalytic effect by radical oxygen during the annealing.

The sixth chapter introduced the properties of SiC capacitors with ALD-SiO<sub>2</sub> and interface La-silicate gate dielectrics. The  $D_{it}$  has been reduced with La-silicate and large reduction of oxide trap density has been achieved with the insertion of La-silicate. Base on physical analysis, La atoms diffusion into the region that more than 10nm away from La-silicate/ALD-SiO<sub>2</sub> interface, the existence of La atom in ALD-SiO<sub>2</sub> layer may be critical for the trap density reduction with La-silicate interface.

The seventh chapter introduced electrical characteristics of SiC MOS structure with ALD-SiO<sub>2</sub>/La-silicate interface layer. With a combination of PMA treatment and La-silicate interface layer, an ideal flatband voltage, less than 20mV hysteresis voltage, and low  $D_{it}$  of  $2.6 \times 10^{11} \text{cm}^{-2}/\text{eV}$  for MOS-capacitor has been obtained. High mobility over  $16 \text{cm}^2/\text{Vs}$  for MOSFET has also been demonstrated based on electron mobility evaluation, indicated that high quality deposited gate dielectrics is achievable for SiC power devices.

The eighth chapter is the conclusion that summed up the research achievement in this thesis, and discussed the further work for realizing high mobility and better interface properties of SiC power devices.

備考：論文要旨は、和文 2000 字と英文 300 語を 1 部ずつ提出するか、もしくは英文 800 語を 1 部提出してください。

Note : Thesis Summary should be submitted in either a copy of 2000 Japanese Characters and 300 Words (English) or 1copy of 800 Words (English).

注意：論文要旨は、東工大リサーチリポジトリ(T2R2)にてインターネット公表されますので、公表可能な範囲の内容で作成してください。

Attention: Thesis Summary will be published on Tokyo Tech Research Repository Website (T2R2).