

論文 / 著書情報  
Article / Book Information

|                   |                                                                                                                                                                                                 |
|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 題目(和文)            |                                                                                                                                                                                                 |
| Title(English)    | A Study on Atomic Layer Deposited SiO <sub>2</sub> for SiC Gate Dielectrics                                                                                                                     |
| 著者(和文)            | LEIYIMING                                                                                                                                                                                       |
| Author(English)   | Lei Yiming                                                                                                                                                                                      |
| 出典(和文)            | 学位:博士(工学),<br>学位授与機関:東京工業大学,<br>報告番号:甲第10920号,<br>授与年月日:2018年6月30日,<br>学位の種別:課程博士,<br>審査員:角嶋 邦之,筒井 一生,若林 整,渡辺 正裕,飯野 裕明,岩井 洋                                                                     |
| Citation(English) | Degree:Doctor (Engineering),<br>Conferring organization: Tokyo Institute of Technology,<br>Report number:甲第10920号,<br>Conferred date:2018/6/30,<br>Degree Type:Course doctor,<br>Examiner:,,,,, |
| 学位種別(和文)          | 博士論文                                                                                                                                                                                            |
| Type(English)     | Doctoral Thesis                                                                                                                                                                                 |

Doctor thesis

**A Study on Atomic Layer Deposited SiO<sub>2</sub>  
for SiC Gate Dielectrics**

Tokyo Institute of Technology  
Interdisciplinary Graduate School of Science and Engineering  
Dissertation for the Degree of Doctor of Engineering

Yiming Lei

Supervisor

Prof. Kuniyuki Kakushima

Prof. Kazuo Tsutsui

Dissertation for the Degree of Doctor of Engineering

# A Study on Atomic Layer Deposited SiO<sub>2</sub> for SiC Gate Dielectrics

Candidate: Yiming Lei

Supervisor: Prof. Kuniyuki Kakushima, Prof. Kazuo Tsutsui

## ABSTRACT

Silicon carbide (SiC) is a promising candidate for high-efficiency power device application. However, SiC metal-oxide-semiconductor field-effect transistors (MOSFETs) using silicon dioxide (SiO<sub>2</sub>) as gate dielectrics suffer from degraded mobility and reliability issues. Furthermore, for the application of trench SiC MOSFETs, the crystalline face dependent oxidation rate of SiC may cause reliability issue by introducing uneven SiO<sub>2</sub> insulator inside the trench gate structure. Deposited gate dielectrics can be a promising method for replacing the thermally grown SiO<sub>2</sub> for trench SiC MOSFETs. However, the electrical properties of the deposited gate dielectric are still insufficient. Quality improvements of the deposited gate dielectric are the key point for its application on SiC devices.

In this study, the properties of gate dielectrics for SiC power devices using atomic layer deposition (ALD) method with SiO<sub>2</sub> and La-silicate interface layer have been investigated by multiple physical and electrical analyses. Deposition of ALD-SiO<sub>2</sub> has been conducted with a precursor of tris-dimethylamino-silane (TDMAS) and an oxidant of O<sub>2</sub> remote plasma. The roughness of ALD-SiO<sub>2</sub> is much smaller than that of thermally grown SiO<sub>2</sub>, which is the unique advantage of ALD process.

Electrical properties of SiC capacitors using ALD-SiO<sub>2</sub> gate dielectrics have also been studied. A high flat-band voltage with wide hysteresis voltage indicates the existence of large trap density in the ALD-SiO<sub>2</sub> layer. However, significant properties improvements can be achieved by post-deposition annealing (PDA) and post-metallization annealing (PMA) treatment. A low interface state density ( $D_{it}$ ) of  $3 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  has been achieved for SiC capacitors with sufficient PMA treatments. The out-diffusion of oxygen atoms from the gate electrode as well as the intake of oxygen molecules from the environment

are believed to be the sources to compensate the defects in the ALD-SiO<sub>2</sub>. Secondary-ion mass spectroscopy (SIMS) analysis has revealed that residual carbon density in the ALD-SiO<sub>2</sub> layer has been reduced significantly with PMA treatment, which may be the origin of the electrical properties improvements. Field effect electron mobility of 12 cm<sup>2</sup>/Vs has been achieved for SiC MOSFET with ALD-SiO<sub>2</sub>, which is comparative to the one with SiC MOSFETs using thermally grown SiO<sub>2</sub> gate dielectrics.

Although annealing processes improve the properties of the ALD-SiO<sub>2</sub> layer as well as the interface, further elimination of residual carbon atoms is considered to be important. Lanthanum silicate (La-silicate) is known to generate radical oxygen during oxygen annealing, which can be used for further carbon-related traps reduction. Since the interface reaction of La<sub>2</sub>O<sub>3</sub> on SiC has not been clarified, the reaction of La<sub>2</sub>O<sub>3</sub> with SiC substrate was investigated firstly by Fourier transform infrared analyses. Formation of La-silicate has been confirmed and an enhanced oxidation of SiC substrate has also been found with La<sub>2</sub>O<sub>3</sub> capping annealing. However, the formed La-silicate agglomerated on an unevenly formed SiO<sub>2</sub> layer, which should be attributed to facet dependent oxidation on SiC substrate. Suppression of the oxidation fluctuation can be achieved with ALD-SiO<sub>2</sub> capping and ALD-SiO<sub>2</sub> IL insertion, which should be attributed to the reduction of SiC substrate oxidation. ALD-SiO<sub>2</sub> with La<sub>2</sub>O<sub>3</sub> capping revealed a reduction of residual in ALD-SiO<sub>2</sub>, and La atoms diffuse into the layer of ALD-SiO<sub>2</sub>. The incorporation of residual C reduction and La atoms diffusion may attribute to the electrical properties improvement of SiC MOS devices.

Stacking of an ALD-SiO<sub>2</sub> on a La-silicate layer has been investigated as gate dielectrics for SiC capacitors. Uniform La-silicate can be realized with SiO<sub>2</sub>-capped annealing at the low annealing temperature. A reduction of oxide trap density by two orders of magnitude

by La-silicate insertion has been achieved. Since La-silicate has been demonstrating to reduce the residual C concentration in ALD-SiO<sub>2</sub>, and La atoms diffusion in ALD-SiO<sub>2</sub> has been observed by EELS, the electrical properties improvement by La-silicate insertion can be attributed to both carbon density reduction and La atom incorporation in the oxide layer.

Radical oxygens generated by the La-silicate layer reduce the carbon density in ALD-SiO<sub>2</sub> and also enhance the oxidation of SiC substrate. Therefore, the formation of an uneven SiO<sub>2</sub> interface layer (IL) may degrade the electrical properties. This issue can be solved by insertion of a thin film of ALD-SiO<sub>2</sub> between the SiC substrate and the La-silicate layer. With thin SiO<sub>2</sub> IL, a significant improvement of border trap and interface state density reduction can be achieved. A  $D_{it}$  value of  $2.6 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  indicated the interface defects has been suppressed significantly. Also, the flat-band voltage of SiC capacitor with La-silicate/IL ALD-SiO<sub>2</sub> showed an ideal theoretical value after PMA treatment, which should be attributed to the significant reduction of the bulk trap in gate dielectrics. A field effect electron mobility of  $16.3 \text{ cm}^2/\text{Vs}$  for SiC MOSFET with La-silicate/IL-SiO<sub>2</sub> layer has been achieved.

# INDEX

## **Chapter.1 Introduction**

|                                                                                                            |    |
|------------------------------------------------------------------------------------------------------------|----|
| 1.1 Introduction of SiC semiconductor and its application.....                                             | 2  |
| 1.2 Degraded electron mobility issue for SiC power devices and relations with interface state density..... | 7  |
| 1.3 Material selection of deposited gate dielectric on SiC power devices.....                              | 13 |
| 1.4 Purpose and outline of this thesis.....                                                                | 15 |
| 1.5 Reference.....                                                                                         | 19 |

## **Chapter.2 Fabrication and characterization**

|                                                                                           |    |
|-------------------------------------------------------------------------------------------|----|
| 2.1 Experiment procedure.....                                                             | 27 |
| 2.2 Experiment process                                                                    |    |
| 2.2.1 Surface cleaning.....                                                               | 29 |
| 2.2.2 Electron beam evaporation.....                                                      | 30 |
| 2.2.3 Rapid thermal annealing.....                                                        | 31 |
| 2.2.4 RF magnetron sputtering.....                                                        | 31 |
| 2.2.5 Atomic layer deposition.....                                                        | 32 |
| 2.3 Characterization method                                                               |    |
| 2.3.1 Attenuated total reflection Fourier transform infrared spectrometer (ATR-FTIR)..... | 34 |
| 2.3.2 Transmission electron microscopy.....                                               | 36 |

|                                                                           |           |
|---------------------------------------------------------------------------|-----------|
| 2.3.3 Electron Energy Loss Spectroscopy.....                              | 38        |
| 2.3.4 X-ray photoelectron spectroscopy.....                               | 39        |
| 2.3.5 X-ray Reflectivity analysis.....                                    | 41        |
| 2.3.6 Secondary ion mass spectrometry.....                                | 42        |
| 2.3.7 Capacitance-Voltage characteristic measurement.....                 | 43        |
| 2.3.8 Extraction of interface state density by conductance<br>method..... | 44        |
| 2.3.9 Field effect mobility of MOSFET.....                                | 47        |
| <b>2.4 Reference.....</b>                                                 | <b>48</b> |

### **Chapter.3 Film properties of ALD-SiO<sub>2</sub>**

|                                                                    |           |
|--------------------------------------------------------------------|-----------|
| <b>3.1 Introduction.....</b>                                       | <b>50</b> |
| <b>3.2 Selection of precursor for ALD-SiO<sub>2</sub>.....</b>     | <b>50</b> |
| <b>3.3 Deposition rate and density of ALD-SiO<sub>2</sub>.....</b> | <b>53</b> |
| <b>3.4 Breakdown properties of ALD-SiO<sub>2</sub>.....</b>        | <b>55</b> |
| <b>3.5 Summary of chapter 3.....</b>                               | <b>57</b> |
| <b>3.6 Reference.....</b>                                          | <b>58</b> |

### **Chapter.4 Electrical properties of SiC-MOS structure with ALD-SiO<sub>2</sub> gate dielectrics**

|                                                                                 |           |
|---------------------------------------------------------------------------------|-----------|
| <b>4.1 Introduction.....</b>                                                    | <b>61</b> |
| <b>4.2 Effect of Post-deposition-annealing (PDA).....</b>                       | <b>61</b> |
| <b>4.3 Electrical properties of ALD-SiO<sub>2</sub> with PMA treatment.....</b> | <b>64</b> |

|                                                                                         |           |
|-----------------------------------------------------------------------------------------|-----------|
| <b>4.4 Cross-sectional image observation and concentration analysis of O and C.....</b> | <b>68</b> |
| <b>4.5 Electrical properties of SiC-MOSFET with ALD-SiO<sub>2</sub> .....</b>           | <b>71</b> |
| <b>4.6 Summary of chapter 4.....</b>                                                    | <b>74</b> |
| <b>4.7 Reference.....</b>                                                               | <b>75</b> |

## **Chapter.5 Enhanced oxidation effect with La<sub>2</sub>O<sub>3</sub> insertion**

|                                                                                                             |           |
|-------------------------------------------------------------------------------------------------------------|-----------|
| <b>5.1 Introduction.....</b>                                                                                | <b>78</b> |
| <b>5.2 An enhanced oxidation effect by La<sub>2</sub>O<sub>3</sub> capped annealing on SiC...78</b>         |           |
| <b>5.3 Cross-sectional image of interface above SiC substrate after annealing by TEM.....</b>               | <b>81</b> |
| <b>5.4 XPS analysis of interface above SiC substrate with La-silicate.....</b>                              | <b>84</b> |
| <b>5.5 Suppression of oxidation fluctuation for SiC substrate with La-silicate.....</b>                     | <b>85</b> |
| <b>5.6 Reduction of residual C concentration in ALD-SiO<sub>2</sub> by La<sub>2</sub>O<sub>3</sub>.....</b> | <b>88</b> |
| <b>5.7 Summary of chapter 5.....</b>                                                                        | <b>90</b> |
| <b>5.8 Reference.....</b>                                                                                   | <b>91</b> |

## **Chapter.6 Gate dielectrics of ALD-SiO<sub>2</sub> with La-silicate interface layer**

|                                                                         |            |
|-------------------------------------------------------------------------|------------|
| <b>6.1 Introduction.....</b>                                            | <b>95</b>  |
| <b>6.2 Interface properties of capacitor with La-silicate.....</b>      | <b>95</b>  |
| <b>6.3 Extraction of oxide trap for capacitor with La-silicate.....</b> | <b>100</b> |
| <b>6.4 Summary of chapter 6.....</b>                                    | <b>103</b> |
| <b>6.5 Reference.....</b>                                               | <b>104</b> |

## **Chapter.7 Electrical properties of SiC-MOS structure with thin ALD-SiO<sub>2</sub>/ La-silicate interface layer**

|                                                                                                 |            |
|-------------------------------------------------------------------------------------------------|------------|
| <b>7.1 Introduction.....</b>                                                                    | <b>108</b> |
| <b>7.2 Approaches for further electrical properties improvement with La-silicate layer.....</b> | <b>109</b> |
| <b>7.3 Interface properties improvement by ALD-SiO<sub>2</sub>/La-silicate IL.....</b>          | <b>113</b> |
| <b>7.4 Effect of PMA treatment with ALD-SiO<sub>2</sub>/La-silicate IL.....</b>                 | <b>117</b> |
| <b>7.5 MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL.....</b>                                  | <b>122</b> |
| <b>7.6 Summary of chapter 7.....</b>                                                            | <b>125</b> |
| <b>7.7 Reference.....</b>                                                                       | <b>125</b> |

## **Chapter.8 Conclusions**

|                                       |            |
|---------------------------------------|------------|
| <b>8.1 Summary of this study.....</b> | <b>129</b> |
|---------------------------------------|------------|

|                                                                            |            |
|----------------------------------------------------------------------------|------------|
| <b>8.2 Further Works for ALD-SiO<sub>2</sub> on SiC Power Devices.....</b> | <b>132</b> |
| <b>8.3 Reference.....</b>                                                  | <b>136</b> |
| <br><b><u>List of publication</u> .....</b>                                | <b>139</b> |
| <br><b><u>Acknowledgement</u> .....</b>                                    | <b>140</b> |

# **Chapter 1**

## **Introduction**

- 1.1 Introduction of SiC semiconductor and its application**
- 1.2 Low electron mobility issue for SiC power devices and relations with interface state density**
- 1.3 Material selection of deposited gate dielectric on SiC power devices**
- 1.4 Purpose and outline of this thesis**
- 1.5 Reference**

## **1.1 Introduction of SiC semiconductor and its application**

Silicon carbide (SiC) is one of the IV-IV group element semiconductor, which was first artificially synthesized by Acheson in 1882 [1-1]. Silicon carbide powder has been mass-produced since 1893 for use as an abrasive [1-1]. Electronic applications of SiC as light-emitting diodes (LEDs) and detectors in early radios were first demonstrated around 1907 [1-1]. In 1940, a publication by Seitz “Theory of solids” introduced the notion of semiconductor, which has also stated the possibility of SiC as a semiconductor [1-1].


In the 1950s, driven by the huge demand of developing semiconductor devices capable of high-temperature operation, the research of SiC semiconductor devices has started. However, due to lack of high-quality wafers and a series of problems, the research of SiC semiconductor device get stuck. At the same time, the technology of Si semiconductor devices developed rapidly, the research of SiC devices was set aside for a long time. However, benefit from the technology of bulk crystal growth and step controlled epitaxy in the 1980s, the study of SiC revitalized. In the 1990s, crystal growth structure, elucidation of step control epitaxy, precise control of impurity doping, all the basic technology has been settled. The research of SiC semiconductor device has had a big breakthrough.

SiC is a compound semiconductor with a stoichiometric ratio of Si: 50%, C: 50%. The interatomic distance between Si and C is as short as 0.189 nm, which has a high bonding energy of 4.5 eV. Due to this high bonding energy, SiC has extremely high hardness only less than diamond. From semiconductor physics side of view, the high bonding energy gives SiC the nature of wide bandgap and high electrical breakdown field. Table.1.1.1 shows a comparison of basic physics parameter of silicon and 4H-SiC [1-1]. From which we could see, SiC has a wide bandgap of 3.26 eV and a high breakdown field of 2.8

MV/cm which is 10 times larger than that of Si. The saturated electron velocity of SiC is also two times of that of Si. A wide bandgap and fine thermal stability makes SiC suitable for power devices for high-temperature operation. High breakdown field means SiC is has overwhelming characteristic for power device application over traditional silicon semiconductor. High saturated velocity also shows the possibility for improving the performance of high frequency operation devices.


| Material                                                   | Si   | 4H-SiC |
|------------------------------------------------------------|------|--------|
| $E_g$ (eV)<br>Bandgap                                      | 1.12 | 3.26   |
| $E_{BD}$ ( $10^6$ V/cm)<br>Breakdown field                 | 0.3  | 2.8    |
| $\mu$ ( $\text{cm}^2/\text{Vs}$ )<br>mobility              | 1450 | 900    |
| $v_{sat}$ ( $10^6$ cm/s)<br>Saturated electron<br>velocity | 10   | 22     |
| $\kappa$ (W/cmK)<br>Thermal conductivity                   | 1.2  | 5      |

*Table 1.1.1 Comparison of basic parameters of silicon and 4H-SiC [1-1]*



*Fig 1.1.2 Relation of doping density of Si and 4H-SiC with (a) blocking voltage (b) maximum depletion width, based on theoretical dielectric breakdown field [1-1]*

Fig 1.1.2 shows the relation of doping density in a pn junction in consideration of theoretical dielectric breakdown field of 4H-SiC. Fig 1.1.2 (a) shows the relation of blocking voltage and Fig 1.1.2 (b) shows the relation of maximum depletion width with doping density respectively. For contrast, the characteristic of silicon has also been shown at the same time. For having blocking voltage of 1000 V, the necessary doping density of SiC is about  $2 \times 10^{16} \text{ cm}^{-3}$  and  $2 \times 10^{14} \text{ cm}^{-3}$  for Si [1-1]. Under the condition, the depletion width for SiC and Si is 8  $\mu\text{m}$  and 80  $\mu\text{m}$ , respectively. From the comparison, it is clear that SiC has significantly better characteristic over traditional silicon semiconductor.



*Fig 1.1.3 Relation of ON resistance of 4H-SiC and Si vertical power MOS device per unit area with blocking voltage*

In application field of power devices, the on-resistance is a critical parameter to evaluate the electrical characteristic of the device. Fig 1.1.3 shows the relation of ON-resistance of 4H-SiC and Si vertical power MOS device per unit area with blocking voltage. Under same blocking voltage, a dramatical reduction of drift resistance by 1/300 ~1/500 can be achieved by replacing Si power device to SiC power device (for the unipolar device), which demonstrate SiC should be a promising material for power devices.

As the classification of traditional silicon power devices, for silicon diode, Schottky barrier diode (SBD) was used under 200 V blocking voltage, beyond this voltage, PiN diode was utilized. For switching devices, 300 V and 600 V is the border for application of unipolar Si device to bipolar Si device. On the other hand, a blocking voltage of




Fig 1.1.4 Application field and trend of semiconductor power devices

unipolar SiC power devices over 5 kV is applicable. For SiC PiN diode and Insulated Gate Bipolar Transistor (IGBT), ultra-high voltage application over 5 kV is predicted. Fig 1.1.4 shows the application field and trend of power density for different kind of semiconductor power devices [1-2]. The combination of Si-switching devices and SiC freewheeling diodes is applicable for higher blocking voltage and higher power density. For applications of blocking voltage over 10kV, whole power devices using SiC IGBT/PiN is potential to be used, which can be applied at higher power density at the same time.

Now the performance of silicon power devices is reaching the limitation of the material of silicon. An innovation in material or new technology is highly demanded for power devices applications. Due to the excellent physics nature of SiC, such as wide bandgap, high breakdown field, high saturated electron velocity and thermal conductivity, SiC power devices are able to operate under high temperature, high frequency, high voltage with a smaller size and with far fewer energy losses. A huge

energy saving effect can be achieved by shifting from Silicon power devices to SiC-based power devices, which could be a significant improvement for the construction of environmentally friendly society.

## 1.2 Degraded electron mobility issue for SiC power devices and relations with interface state density

A unique advantage of SiC over other wide bandgap semiconductor is the ability of SiC to grow  $\text{SiO}_2$  by thermal oxidation, which is advantageous for device fabrication using traditional silicon process. However, SiC MOSFETs using thermally grown  $\text{SiO}_2$  dielectrics suffers from low electron mobility problem. Most of reported the channel electron mobility of SiC MOSFETs using thermally grown  $\text{SiO}_2$  still at the level of  $10 \text{ cm}^2/\text{Vs} \sim 40 \text{ cm}^2/\text{Vs}$  [1-3,1-4]. This low inversion channel mobility inevitably leads to much higher on resistance of SiC power devices [1-5, 1-6].




Fig 1.2.1 The relationship of each switching devices' on resistance with breakdown voltage.

Fig 1.2.1 shows the relationship of each switching devices' on resistance with breakdown voltage. The blue point and brown point refer to the on resistance and blocking voltage of SiC MOSFET and JFET, respectively. As shown in the figure, the on resistance of SiC MOSFET is still comparatively high. This kind of increase of on-resistance more clear at the low voltage region, which is because of the increase ratio of channel resistance in the whole on resistance, due to the low electron mobility of SiC devices. In order to reach the performance limit of SiC material, mobility of 100 to 200 cm<sup>2</sup>/Vs is necessary. Improvement in the channel mobility is critical for achieving high-performance SiC power devices.

Lots of evidence shows that this poor electron mobility should be attributed to high  $D_{it}$  near the interface of SiO<sub>2</sub> and SiC [1-7]. Many models have been proposed to explain the defect mechanism at SiC/SiO<sub>2</sub> interface. Carbon defect has been suspected as one of the reasons for interface state density. During thermal oxidation of silicon carbide, most of the excess carbon is believed to be transferred to CO molecules leaving the interface by diffusion. However, some of the carbon atoms can remain at the interface and form carbon clusters or graphitic regions [1-8, 1-9, 1-10]. Oxide defects are also considered resulting in the  $D_{it}$  at the upper part of the bandgap in SiC. V. V. Afanas'ev et al., found that the high  $D_{it}$  occurring near the SiC conduction band edge originates from oxide defects located close to the interface and suggested that these defects are responsible for the observed mobility degradation [1-11, 1-12]. This kind of defect may result from the oxidation vacancy, or from the dangling bond originates from the lattice mismatch of SiO<sub>2</sub> with SiC. Many reports have shown that there is a strong relationship of  $D_{it}$  with electron mobility for SiC MOS-devices [1-13, 1-14, 1-15, 1-16]. An inverse proportional relationship of  $D_{it}$  and electron mobility can be easily summarized for increasing of

mobility with reduction of  $D_{it}$ . It is clear that to achieve high electron mobility, reduction of  $D_{it}$  down to  $10^{11} \sim 10^{10} \text{ cm}^{-2}/\text{eV}$  magnitude is necessary for high-performance SiC power devices.

Numerous interface treatment has been applied to reduce the interface traps at the SiO<sub>2</sub>/SiC interface. Annealing in ozone ambient has been found effective for reducing interface state density for SiC MOS capacitor. During annealing process, ozone molecules are thermally dislocated into radical oxygen, leading to a passivation effect on the SiO<sub>2</sub>/SiC interface. R. Kosugi et al [1-17] introduced a mix oxygen/ozone gas annealing into oxidation furnace, where the atomic oxygen was formed by thermal decomposition of the O<sub>3</sub> molecules at elevated temperatures. The oxidation at 1200°C results in the significant reduction of the  $D_{it}$ . Consequently, the  $D_{it}$  near conduction band-edge was reduced in the oxidation of atomic oxygen compared to that of O<sub>2</sub>.

Besides ozone, hydrogen thermal treatment has also shown a  $D_{it}$  reduction effect of SiC devices. Annealing in H<sub>2</sub>. In Si MOS technology, it is well known that H<sub>2</sub> annealing terminates dangling bonds of Si at the SiO<sub>2</sub>/Si interface and reduces  $D_{it}$  of MOS structures. Tsuchida et al. reported that the clear absorption bands of the Si-H stretching vibrations were observed from the 6H-SiC (0001) surface after H<sub>2</sub> annealing at temperatures between 1073 K to 1273 K [1-18]. This suggests that hydrogen effectively terminates the dangling bonds of Si or C atoms at the SiO<sub>2</sub>/SiC interface after annealing at high-temperature.  $D_{it}$  reduced to one-fifth has been achieved by annealing in H<sub>2</sub> at 1000°C compared with a sample without H<sub>2</sub> treatment [1-19].

NO or N<sub>2</sub>O gas annealing is one of the most effective methods for SiC surface passivation. Nitridation of SiC surface has been attributed as the most considerable reason for  $D_{it}$  reduction by NO, N<sub>2</sub>O gas annealing [1-20, 1-21, 1-22]. By introducing N doping

in SiC MOS interface, termination of dangling bonds of Si or C atoms and removal of carbon residues can be promoted, which lead to a reduction of  $D_{it}$  and negative fix charge and improved effective electron mobility [1-23]. The mechanism of  $\text{NO}_x$  gas annealing interface passivation has been studied for a long time, the previous study found that the  $\text{NO}_x$  annealing can reduce the carbon-related defect near the SiC/SiO<sub>2</sub> interface [1-24]. A recent study shows that the reduction of near interface states (NIT) by NO can also be explained in terms of the counter doping effect [1-25], which effectively reduce the effects of surface roughness scattering. However, surplus N doping shifts the flat-band voltage, which was attributed to the influence of fix charge in gate dielectric induced by SiON, SiN compound near gate oxide/SiC interface [1-26]. Despite that the channel mobility of 4H-SiC MOSFET can be improved significantly by  $\text{NO}_x$  gas annealing, the channel mobility is still far low compared with the bulk mobility of 4H-SiC. The report shows that high concentration of residual carbon with the percentage of 25% still exists in the film of SiO<sub>2</sub> after NO gas annealing for 2 hours [1-27], which means that NO gas annealing still cannot effectively eliminate the residual carbon in the SiO<sub>2</sub> film. The elimination of residual carbon in SiO<sub>2</sub> gate oxide on SiC may be an important issue for further mobility improvement.

Beside NO and N<sub>2</sub>O gas annealing, phosphorous atoms either by POCl<sub>3</sub> annealing has also been reported to reduce  $D_{it}$  and achieved high inversion layer mobility of 75~100 cm<sup>2</sup>/Vs [1-28]. However, a severe negative threshold voltage ( $V_{th}$ ) shift has been observed after positive bias at elevated temperature. This is because a polar material phosphosilicate glass (PSG) has been formed by P<sub>2</sub>O<sub>5</sub> with SiO<sub>2</sub> after annealing, which induced threshold voltage instabilities.

Recently, a report from X. Yang, et al, [1-29] shows that by using lanthanum silicate (La-silicate) as the interface layer between  $\text{SiO}_2$  and SiC substrate, a significantly reduced  $D_{it}$  can be achieved. Fig 1.2.1 shows the interface state density with and without La-silicate interface layer. One magnitude reduction of  $D_{it}$  is presented in comparison of that without La-silicate IL, due to the passivation effect of La-silicate dielectric. Another study of using La-silicate passivation layer for 4H-SiC MOS-capacitor with  $\text{Al}_2\text{O}_3$  gate dielectrics reported that a lower leakage current density, a high electric breakdown electric field, a smaller  $C-V$  hysteresis has been obtained with La-silicate passivation [1-30]. However,  $D_{it}$  and border trap density of SiC capacitor with La-silicate IL are as high as  $10^{13} \text{ cm}^{-2}/\text{eV}$  and  $10^{12} \sim 10^{13} \text{ cm}^{-2}/\text{eV}$ , respectively. For SiC power devices using La-silicate IL, the clear elucidation of passivation mechanism of La-silicate is necessary.




Fig 1.2.2  $D_{it}$  of sample with and without La-silicate IL (Terman method) [1-26]

Here, we summarize the peak mobility and threshold voltage of reported MOSFET in figure 1.2.2. As shown in the figure, for SiC MOSFETs without treatment after  $\text{SiO}_2$  formation by dry and wet oxidation. The peak mobility stays at the poor value of lower than  $10 \text{ cm}^2/\text{Vs}$ . For SiC MOSFETs with dry oxidation formed  $\text{SiO}_2$  followed with  $\text{NO}_x$

gas annealing. The mobility of MOSFETs firstly increased to 28 cm<sup>2</sup>/Vs, however, the further mobility increase on the sacrifice of the threshold voltage. The threshold voltage decreases with the increase of annealing time. The same problem happens for SiC MOSFETs with PSG interface passivation, a high mobility of 80 cm<sup>2</sup>/Vs but with threshold voltage shift to negative value. X. Yang, et al, reported high peak mobility of SiC MOSFETs of a value of 139 cm<sup>2</sup>/Vs without significant degradation of the threshold voltage. However, the C-V characteristics of the capacitor with La-silicate IL revealed high hysteresis voltage of 500~1000 mV and high  $D_{it}$  of 10<sup>12</sup>~10<sup>13</sup> cm<sup>-2</sup>/eV [1-29]. The passivation mechanism of the La-silicate layer on SiC MOS-devices is still necessary to be elucidated.




Figure 1.2.2 Reported peak channel electron mobility with threshold voltage of SiC MOSFET, from reported data of PSG [1-28], LaSiO [1-29], Dry/Wet [1-31], NO<sub>x</sub> [1-32].

### 1.3 Material selection of deposited gate dielectric on SiC power devices

Although it is capable for SiC to form thermally grown SiO<sub>2</sub> by oxidation, a facet dependent oxidation happens when oxidation occurs at multiple crystalline planes. For SiC trench MOSFET, oxidation of 3D gate structure will cause oxidation fluctuation, which may cause serious reliability problems. Deposited gate dielectric may be a promising candidate for replacing thermally grown SiO<sub>2</sub> for trench MOSFET. Since the deposition can be operated at low temperature and facet dependent oxidation can be avoided.

For the application of deposited gate dielectrics on SiC power devices, sufficient band offset between gate dielectrics and SiC in the view of band structure is necessary in order to prevent large leakage current from the gate electrode. Since the bandgap of SiC is normally 3 times larger than Si, the bandgap of candidate material should also be big enough to support large band offset between gate dielectrics with SiC. Figure 1.3.1 shows bandgap and dielectric constant data for various gate oxides [1-33]. Most of the materials in the diagram are dielectrics with high permittivity, namely high-k dielectrics, which are useful for reducing gate leakage current for Si MOSFET devices [1-34]. However, the bandgap of dielectric material is in inverse proportion to the dielectric constant, as illustrated in fig 1.3.1. During the selection of deposition gate dielectrics on SiC, large bandgap and band offset is the necessary requirement. SiC MOS-capacitor using HfO<sub>2</sub> and SiON stacked gate dielectric has been reported in 2007 [1-35]. Less number of trapped charges are shown for the capacitor with HfO<sub>2</sub>/SiON gate dielectrics and comparable values of interface state density has been achieved. However, until now there is no report about SiC MOSFET using HfO<sub>2</sub> as gate dielectrics. The band structure of HfO<sub>2</sub>/SiC has been studied with x-ray photoelectron spectroscopy (XPS) and density

functional theory (DFT) [1-36]. XPS measurement shows that the conduction band offset ( $\Delta E_c$ ) of  $\text{HfO}_2$  and SiC is only 0.7 eV, DFT simulation shows that the  $\Delta E_c$  with Si-terminated face and C-terminated face is 0.35 eV and 0.97 eV, respectively. The insufficient band offset of  $\text{HfO}_2$  on SiC may enlarge the leakage current, which makes it difficult to realize the advantage of  $\text{HfO}_2$  for SiC power devices. Compared with  $\text{HfO}_2$ ,  $\text{Al}_2\text{O}_3$  is a promising material for gate dielectric using in MOS structure on SiC, considering its large bandgap of 8 eV. A SiC MOSFET using metal-organic chemical vapor deposited (MOCVD)  $\text{Al}_2\text{O}_3$  gate dielectrics has been reported [1-37]. A high electron mobility of  $284 \text{ cm}^2/\text{Vs}$  has been obtained with  $\text{Al}_2\text{O}_3$  deposited at  $150^\circ\text{C}$  and a thin layer of  $\text{SiO}_2$  interface formed by low temperature annealing at  $600^\circ\text{C}$ . However, the mobility of the SiC MOSFET using  $\text{Al}_2\text{O}_3$  degrade rapidly with the increasing annealing temperature. Considering that sufficient annealing temperature is necessary for the following process such as ohmic contact annealing for the gate electrode. The electrical properties of SiC MOSFET using  $\text{Al}_2\text{O}_3$  is difficult to control and may cause reliability issue. A stacked gate dielectric structure of aluminum oxynitride (AlON) / $\text{SiO}_2$  on 4H-SiC MOSFET has been reported in 2011 [1-38]. The leakage current in the AlON/ $\text{SiO}_2$  MOS capacitor is much lower than the  $\text{NO}_x$ - $\text{SiO}_2$  at both room temperature and  $200^\circ\text{C}$ , especially in high-electric-field condition. However, a reduction of mobility has been found for AlON/ $\text{SiO}_2$  MOSFET compared with MOSFET with  $\text{NO}_x$ - $\text{SiO}_2$ . Further electrical properties improvement is necessary for MOSFET with AlON/ $\text{SiO}_2$  gate dielectrics. Recently, A SiC-MOSFET fabricated with ALD- $\text{SiO}_2$  using 3-aminopropyltriethoxysilane (APTES) as precursor has been reported [1-39]. A mobility of  $25 \text{ cm}^2/\text{Vs}$  has been achieved for ALD- $\text{SiO}_2$  with  $\text{N}_2\text{O}$  gas annealing. With uniform

layer formation capability on trench structure by ALD process, ALD-SiO<sub>2</sub> can be a promising candidate for gate dielectric on 4H-SiC trench MOSFET.




Fig 1.3.1 Static dielectric constant versus band gap for candidate gate oxides [1-30]

#### 1.4 Purpose and outline of this thesis

To achieve large scale industrialization of SiC power devices, improvements in the gate oxides for SiC MOS-channel is critically important for high-performance SiC power devices. ALD-SiO<sub>2</sub> is a promising candidate for SiC trench MOSFET gate dielectrics. But serious electrical properties issues of ALD-SiO<sub>2</sub> is still unsolved, including large trap density induced by high concentration of carbon residue in the deposited SiO<sub>2</sub> layer or SiO<sub>2</sub>/SiC interface. Annealing in oxygen ambient can be one method to reduce carbon residue concentration in the dielectric layer, the control of annealing condition is a key for large electrical properties improvement. Also, La-silicate is promising to reduce

carbon residue concentration in ALD-SiO<sub>2</sub> layer with the generation of radical oxygen to remove carbon by the reaction. However, the reaction mechanism of La-silicate is still unknown on SiC substrate. In this study, electrical characteristic improvement of SiC MOS-structure by Tungsten capped annealing and La-silicate layer insertion has been discussed. A large reduction of the residual carbon atoms in ALD-SiO<sub>2</sub> has been achieved by tungsten capped annealing and also electrical properties improvements by La-silicate dielectric cooperation have been found including a significant reduction of oxide trap density.

This thesis consists of 8 chapters. In chapter 1, SiC semiconductor and its issues for the application have been introduced. Mobility degradation with thermal grown SiO<sub>2</sub> is one of the issues for SiC MOSFET devices and many efforts have been made for mobility modification. For SiC trench MOSFET, large oxidation fluctuation by facet dependent oxidation on trench gate structure is the main problem. Deposited gate dielectrics are promising candidates for solving the issue by avoiding oxidation of SiC substrate. In chapter 2, the common experiment process used in this study is described.

In chapter 3, the deposition properties of ALD-SiO<sub>2</sub> has been investigated. A deposition of SiO<sub>2</sub> by atomic layer deposition (ALD) is achieved with the precursor of TDMAS (Tris-dimethylamino-silane) and oxidant of O<sub>2</sub> plasma. Deposited SiO<sub>2</sub> density is 2.32g/cm<sup>3</sup>, which is well in agreement with the density of thermal grown SiO<sub>2</sub>.


Chapter 4 describes electrical properties of SiC-MOS structures with ALD-SiO<sub>2</sub> gate dielectrics. High concentration of carbon residue is the main issue for ALD-SiO<sub>2</sub> gate dielectric on SiC. A huge reduction of carbon concentration in ALD-SiO<sub>2</sub> has been achieved by tungsten capped annealing and low  $D_{it}$  of 10<sup>11</sup> /eVcm<sup>2</sup> has been confirmed.

In chapter 5, the enhanced oxidation by  $\text{La}_2\text{O}_3$  on SiC has been discussed. The reaction of  $\text{La}_2\text{O}_3$  and SiC was investigated firstly by  $\text{La}_2\text{O}_3$  capping annealing on SiC substrate in  $\text{O}_2$  ambient. Formation of La-silicate has been confirmed by TEM image and XPS analysis. An enhanced oxidation rate that about two orders of magnitude higher than thermal oxidation of SiC substrate have also been found with  $\text{La}_2\text{O}_3$  capping annealing. Generation of radical oxygen by La-silicate should be the reason for oxidation enhancement. Although facet dependent oxidation happened during the annealing, the oxidation fluctuation can be suppressed by ALD- $\text{SiO}_2$  capping and ALD- $\text{SiO}_2$  IL insertion. Physical analysis of ALD- $\text{SiO}_2$  with  $\text{La}_2\text{O}_3$  capping annealing revealed a diffusion of La atoms and reduction of C concentration in ALD- $\text{SiO}_2$ , which may be the reason for ALD- $\text{SiO}_2$  electrical properties improvement with  $\text{La}_2\text{O}_3$  dielectric.

In chapter 6, Electrical properties of SiC MOS-capacitor with ALD- $\text{SiO}_2$  and La-silicate interface layer has been investigated. Conductance method revealed improvement in the  $D_{it}$  and the reduction in the surface potential fluctuation with the La-silicate IL. Moreover, two orders of magnitude reduction in the  $N_{ot}$  in the ALD- $\text{SiO}_2$  layer adjacent to the La-silicate IL was confirmed. The origin of the improvements with La-silicate IL may be attributed to both carbon density reduction and La atom incorporation in oxide layer discussed in the last chapter.

In chapter 7, a new gate dielectric structure of  $\text{SiO}_2/\text{La-silicate}/\text{SiO}_2$  has been proposed and investigated. With the insertion of a thin  $\text{SiO}_2$  interface layer, significant improvement of electrical properties including both reduction of  $D_{it}$  and oxide trap density has been found. Also, the electron mobility of SiC planar MOSFET has been improved to  $16.3 \text{ cm}^2/\text{Vs}$ , indicating La-silicate interface layer and modified annealing process can effectively improve the electrical properties of SiC MOS-structure power devices.

Finally, in chapter 8, conclusions and prospects for future work are summarized. Chapter structure in this thesis is summarized in the following chart.



## 1.5 Reference:

[1-1] M. Hiroyuki, N. Oodani, T. Kimoto, and K. Taka “Technology of semiconductor SiC and its application”, pp. 9-20 (2001).

[1-2] M. Ohashi, “Role of Simulation Technology for the Progress in Power Devices and Their Applications” IEEE Trans. Electron Devices, vol. 60, no. 2, pp. 528-534 (2013)

[1-3] H. Yano, T. Hirao, T. Kimoto, and H. Matsunami, “A cause for highly improved channel mobility of 4H-SiC metal-oxide-semiconductor field-effect transistors on the (1120) face” Appl. Phys. Lett. 78, pp. 374-376 (2001).

[1-4] R. Schöorner, P. Friedrichs, D. Peters, and D. Stephani, “Significantly Improved Performance of MOSFET on Silicon Carbide Using the 15R-SiC Polytype” IEEE Electron Device Lett. 20, pp. 241-244 (1999).

[1-5] J. Spitz, M. R. Melloch, Jr. J. A. Cooper, and M. A. Capano, “2.6 kV 4H-SiC lateral DMOSFET’s” IEEE Electron Device Lett. 19, pp. 100 (1998).

[1-6] V. R. Vathulya and M. H. White, “Characterization and performance comparison of the power DIMOS structure fabricated with a reduced thermal budget in 4H and 6H-SiC” Solid-State Electron. 44, pp. 309 (2000).

[1-7] J. R. Williams, G.Y. Chung, C. C. Tin, K. McDonald, D. Farmer, R.K. Chanana, R. A. Weller, S. T. Pantelides, O.W. Holland, M. K. Das, and L. C. Feldman, “Passivation of

the 4H-SiC/SiO<sub>2</sub> Interface with Nitric Oxide” Mater. Sci. Forum 389-393, pp.967-972 (2002).

[1-8] V. V. Afanas’ev, M. Bassler, G. Pensl, and M. Schulz, “Intrinsic SiC/SiO<sub>2</sub> Interface States” Phys. Stat. Sol. (a) 162, pp.321-337 (1997).

[1-9] K. McDonald, R. A. Weller, S. T. Pantelides, L. C. Feldman, G. Y. Chung, C. C. Tin, and J. R. Williams, “Characterization and modeling of the nitrogen passivation of interface traps in SiO<sub>2</sub>/4H-SiC” J. Appl. Phys. 93, pp.2719 (2003).

[1-10] J. M. Knaup, P. Deák, and Th. Frauenheim, “Defects in SiO<sub>2</sub> as the possible origin of near interface traps in the SiC/SiO<sub>2</sub> system: A systematic theoretical study” Phys. Rev. B 72, 115323 (2005).

[1-11] V. V. Afanas’ev and A. Stesmans, “Interfacial Defects in SiO<sub>2</sub> Revealed by Photon Stimulated Tunneling of Electrons” Phys. Rev. Lett. 78, pp.2437 (1997).

[1-12] V. V. Afanas’ev, A. Stesmans, M. Bassler, G. Pensl, and M. J. Schulz, “Shallow electron traps at the 4H-SiC/SiO<sub>2</sub> interface” Appl. Phys. Lett. 76, pp.336-337 (2000).

[1-13] John Rozen, Ayayi C. Ahyi, Xingguang Zhu, John R. Williams, and Leonard C. Feldman, “Scaling Between Channel Mobility and Interface State Density in SiC MOSFETs” IEEE Trans. Electron Devices, Vol. 58, NO. 11, pp.3808-3811(2011).

- [1-14] S. Yoshida, S. Nishino, H. Harima and T. Kimoto, “N<sub>2</sub>O Processing Improves the 4H-SiC:SiO<sub>2</sub> Interface”, Materials Science Forum, Vols. 389-393, pp. 985-988, (2002).
- [1-15] Hironori Yoshioka, Junji Senzaki, Atsushi Shimozato, Yasunori Tanaka, and Hajime Okumura, “Effects of interface state density on 4H-SiC n-channel field-effect mobility”, Appl. Phys. Lett. 104, 083516 (2014).
- [1-16] A.Pérez-Tomás, P.Godignona, N.Mestresb and J.Millána, “A field-effect electron mobility model for SiC MOSFETs including high density of traps at the interface”, Microelectronic Engineering 83 pp. 440–445 (2006).
- [1-17] R. Kosugi et al, “Reduction of Interface Trapped Density of SiO<sub>2</sub> /4H-SiC by Oxidation of Atomic Oxygen” Materials Science Forum Vols. 433-436 pp 563-566 (2003).
- [1-18] H. Tsuchida, I. Kamata and K. Izumi, “Si–H bonds on the 6H–SiC (0001) surface after H<sub>2</sub> annealing” Jpn. J. Appl. Phys. 36 pp 699 (1997).
- [1-19] K. FUKUDA et al, “Improvement of SiO<sub>2</sub>/4H-SiC Interface Using High-Temperature Hydrogen Annealing at Low Pressure and Vacuum Annealing” Jpn. J. Appl. Phys. Vol. 38, pp.2306–2309 (1999).
- [1-20] V. V. Afanas'ev, A. Stesmans, F. Ciobanu, G. Pensl, K. Y. Cheong, and S. Dimitrijević, “Mechanisms responsible for improvement of 4H–SiC/SiO<sub>2</sub> interface properties by nitridation” Appl. Phys. Lett. 82, 568-570 (2003).

[1-21] J. P. Xu, P. T. Lai, C. L. Chan, B. Li, and Y. C. Cheng, “Improved Performance and Reliability of N<sub>2</sub>O-Grown Oxynitride on 6H-SiC” *IEEE Electron Device Lett.* 21, 298 (2000).

[1-22] G. Gudjonsson, H. Ó. Ólafsson, and E. Ó. Sveinbjörnsson, “Enhancement of Inversion Channel Mobility in 4H-SiC MOSFETs using a Gate Oxide Grown in Nitrous Oxide (N<sub>2</sub>O)” *Mater. Sci. Forum*, vol. 457-460, pp. 1425 (2004).

[1-23] T. Umeda, R. Kosugi, K. Fukuda, N. Morishita, T. Ohshima, K. Esaki, and J. Isoya, Technical Program of the 8th ECSCRM (2010) p.186.

[1-24] V. V. Afanas'ev, A. Stesmans, F. Ciobanu, G. Pensl, K. Y. Cheong, and S. Dimitrijević, “Mechanisms responsible for improvement of 4H-SiC/SiO<sub>2</sub> interface properties by nitridation”, *Appl. Phys. Lett.* 82(4), 568–570 (2003)..

[1-25] B. R. Tuttle, X. Shen, and S. T. Pantelides, “Theory of near-interface trap quenching by impurities in SiC-based metal-oxide-semiconductor devices” *Appl. Phys. Lett.* 102(12), 123505 (2013).

[1-26] J. Rozen, S. Dhar, M. E. Zvanut, J. R. Williams, and L. C. Feldman, “Density of interface states, electron traps, and hole traps as a function of the nitrogen density in SiO<sub>2</sub> on SiC” *J. Appl. Phys.* 105,124506 (2009).

[1-27] K.-C. Chang, Y. Cao, L. M. Porter, J. Bentley, S. Dhar, L. C. Feldman, and J. R. Williams, “High-resolution elemental profiles of the silicon dioxide/4H-silicon carbide interface”, *J. Appl. Phys.*, vol. 97, 104920 (2005).

[1-28] Y. K. Sharma, A. C. Ahyi, T. Isaacs-Smith, A. Modic, M. Park, Y. Xu, L. Garfunkel, S. Dhar, L. C. Feldman, and J. R. Williams, “High-Mobility Stable 4H-SiC MOSFETs Using a Thin PSG Interfacial Passivation Layer” *IEEE Electron Device Lett.*, Vol. 34, No. 2, pp. 175-177 (2013)

[1-29] X. Yang, B. Lee and V. Misra, “High Mobility 4H-SiC MOSFETs Using Lanthanum Oxide Interfacial Engineering and ALD Deposited SiO<sub>2</sub>” *Mater. Sci. Forum*, Vol. 778-780, pp. 557-561 (2014).

[1-30] Q. Wang, X. Cheng, Z. Li, P. Ye, M. Li, L. Shen, J. Li, D. Zhang, Z. Gu, Y. Yu, “Enhanced interfacial and electrical characteristics of 4H-SiC MOS capacitor with lanthanum silicate passivation interlayer”, *Appl. Surf. Sci.* 410, pp.326–331, (2017)

[1-31] Shinsuke Harada, Ryoji Kosugi, Junji Senzaki, Won-Ju Cho, Kenji Fukuda, Kazuo Arai, and Seiji Suzuki, “Relationship between channel mobility and interface state density in SiC metal–oxide–semiconductor field-effect transistor”, *J. Appl. Phys.*, vol.91, pp.1568-1571 (2002)

[1-32] G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, R. K. Chanana, Robert A. Weller, S. T. Pantelides, Leonard C. Feldman, O. W. Holland, M. K. Das, and John W.

Palmour, “Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide”, *IEEE Electron Device Lett.*, vol. 22, NO. 4, pp. 176-178 (2001)

[1-33] John Robertson, “High dielectric constant gate oxides for metal oxide Si transistors”, *Rep. Prog. Phys.* 69, pp.327–396, (2006).

[1-34] E.P. Gusev, D.A. Buchanan, E. Cartier, A. Kurnar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P.C. Jamison, D.A. Neumayer, M. Copel, M.A. Gribelyuk, H. Okom-Schmidt, C. D Emic, P.Kozlowski, K. Chan, N. Bojarczuk, L-A. Ragnarsson, P. Ronsheim, K. Rim, R. J. Fleming, A. Mocuta and A. Ajmera, “Ultrathin high-K gate stacks for advanced CMOS devices”, *IEDM Tech. Dig.*, pp.451-454, (2001)

[1-35] R. Mahapatra, Amit K. Chakraborty, A. B. Horsfall, S. Chattopadhyay, N. G. Wright and Karl S. Coleman, “Effects of interface engineering for HfO<sub>2</sub> gate dielectric stack on 4H-SiC”, *J. Appl. Phys.*, 102, 024105 (2007).

[1-36] Carey M. Tanner, Jongwoo Choi, and Jane P. Chang, “Electronic structure and band alignment at the HfO<sub>2</sub>/SiC interface”, *J. Appl. Phys.*, 101, 034108 (2007).

[1-37] S. Hino, T. Hatayama, J. Kato, N. Miura, T. Oomori, E. Tokumitsu, “Anomalously High Channel Mobility in SiC-MOSFETs with Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>/SiC Gate Structure”, *Mater. Sci. Forum*, Vols. 600-603, pp. 683-686, (2009).

[1-38] H. Watanabe, T. Kirino, Y. Uenishi, A. Chanthaphan, A. Yoshigoe, Y. Teraoka, S. Mitani, Y. Nakano, T. Nakamura, T. Hosoi, and T. Shimura, “Impact of Stacked AlON/SiO<sub>2</sub> Gate Dielectrics for SiC Power Devices”, ECS Transactions, 35 (2) 265-274 (2011).

[1-39] Xiangyu Yang, Bongmook Lee, “Electrical characteristics of SiO<sub>2</sub> deposited by Atomic Layer Deposition on 4H–SiC after nitrous oxide anneal”, IEEE Trans. Electron Devices, vol. 63, No. 7, pp.2826-2830 (2016).

# **Chapter 2 Fabrication and characterization**

## **2.1 Experiment Procedure**

## **2.2 Experiment Process**

2.2.1 Surface Cleaning

2.2.2 Electron Beam Evaporation

2.2.3 Rapid Thermal Annealing

2.2.4 RF Magnetron Sputtering

2.2.5 Atomic Layer Deposition

## **2.3 Characterization Method**

2.3.1 Attenuated Total Reflection Fourier Transform Infrared Spectrometer (ATR-FTIR)

2.3.2 Electron Microscopy

2.3.3 Electron Energy Loss Spectroscopy

2.3.4 X-ray Based Method

2.3.5 X-ray Reflectivity analysis

2.3.6 Secondary ion mass spectrometry

2.3.7 Capacitance-Voltage Characteristic Measurement

2.3.8 Extraction of Interface State Density by Conductance Method

2.3.9 Field-Effect Mobility of MOSFET

## **2.4 Reference**

## 2.1 Experiment procedure

Fig. 2.1.1(a) shows the typical fabrication flow of SiC capacitor samples used in this study. *n*-SiC (0001) substrates are first cleaned by SPM and HF treatment. For samples with SiO<sub>2</sub> interface layer, a thin film of SiO<sub>2</sub> with a thickness of 1 nm to 8 nm was firstly deposited by ALD process. After that, one layer of La<sub>2</sub>O<sub>3</sub> with a thickness ranging from 2 nm to 10 nm was deposited by electron beam (EB) evaporation. ALD-SiO<sub>2</sub> with thickness of 40 nm was then deposited on top of La-silicate. Then, samples were annealed in O<sub>2</sub> ambient at 900°C to 1100°C for 30 min. A 50-nm-thick W layer was deposited by magnetron sputtering, followed by 50-nm-thick TiN capping layer to protect the surface against oxidation. The metal layers were patterned by reactive ion etching (RIE) using Cl<sub>2</sub> and Ar chemistry to form gate electrodes. Backside contact was formed by thermal evaporation with a 50-nm-thick Ni layer. Post-metallization-annealing (PMA) was then carried out at 950°C by rapid thermal annealing (RTA) in forming gas (N<sub>2</sub>: H<sub>2</sub>=97%: 3%) ambient up to  $5 \times 10^3$  secs. A gate electrode area of  $50 \times 50 \mu\text{m}^2$  was used to measure the C-V characteristics. Further analysis has also been conducted to show more properties of ALD-SiO<sub>2</sub> and La-silicate on SiC substrates. For comparison, sample without La<sub>2</sub>O<sub>3</sub> has also been fabricated and measured. Fig. 2.1.2(a) shows the sample structure fabricated by this process. Fig. 2.1.1(b) show the experiment procedure for SiC MOSFET. SiC substrate with S/D doping has been used in this study. The procedure of SiC MOSFET before gate patterning is as same as SiC MOS-capacitor. After gate patterning by RIE, a photoresist was coated on the SiC substrate, followed by lithography for patterning the contact region for source and drain electrodes. A wet etching by BHF was followed for remove of insulator on the S/D electrode area. Photoresist was coated on SiC sample by spin coating again follow with lithography. And after then Ni electrode for S/D contact was deposited

by sputtering. Then a lift-off process is followed to remove photoresist and excess Ni on SiC-MOSFET samples. After that sample was treated with PMA process in F.G gas ambient for 0-5000 s. And finally, SiC MOSFET was measure by electrical properties and physical analysis method.





Fig 2.1.1 Fabrication procedure (a) SiC MOS-capacitor (b) SiC MOSFET



*Fig 2.1.2 sample structure (a) SiC MOS-capacitor (b) SiC MOSFET*

## 2.2 Experiment process

### 2.2.1 Surface cleaning

Pretreatments for the wafer sample is necessary as the substrate before pretreatment basically has pollution of inorganic pollution such as metal and nature oxide film, organic pollution and so on. Sulfuric acid-hydrogen peroxide mixture (SPM) treatment, using piranha solution which is a mixture of sulfuric acid (H<sub>2</sub>SO<sub>4</sub>) and hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>), is effective for removing organic residue on the substrate surface. It will also hydroxylate the substrate surface, making the substrate highly hydrophilic.

Hydrofluoric acid (HF) treatment is another pretreatment process for removing inorganic pollutions on the substrate. Due to the acid property, hydrofluoric acid is able to remove most metal residues and oxides on the substrate. HF treatment is often followed after SPM treatment.

In this study, the solution ratio of H<sub>2</sub>SO<sub>4</sub> and H<sub>2</sub>O<sub>2</sub> is set to 3:1, fresh solution heat up to 180°C was used, the sample was treated in H<sub>2</sub>SO<sub>4</sub>/H<sub>2</sub>O<sub>2</sub> solution for 4 minutes for removing organic pollutions. After SPM treatment, samples were set into 20% HF for 2

minutes to removing residue particle and metal pollutions.

### 2.2.2 Electron beam evaporation (EB)

EB is a method using in this study for deposition of  $\text{La}_2\text{O}_3$  on SiC substrate. The illustration of deposition by EB has been shown in Figure 2.2.1. The source of  $\text{La}_2\text{O}_3$  was set on a water-cooled holder, Electron beam generated by heated-filament was accelerated by high electron filed. After circular motion in a magnetic field, electron beam hit on source ingot. Sources were then transformed into gaseous phase and coating on the sample surface. Sources were then transformed into gaseous phase and coating on the sample surface.

In this study, the deposition of  $\text{La}_2\text{O}_3$  was conducted in high vacuum under  $10^{-6}$  Pa. The sample holder was slowly rotated to ensure the deposited  $\text{La}_2\text{O}_3$  was uniform. A shutter was used for start and stop the deposition.





Fig 2.2.1 Illustration of  $\text{La}_2\text{O}_3$  deposition by electron beam

### 2.2.3 Rapid thermal annealing (RTA)

PMA is a thermal treatment conducted by RTA. After deposition of the gate electrode by sputtering. The samples were send into rapid thermal annealing chamber for annealing. The temperature curve in annealing process is shown in Fig 2.2.2. A rapid heating rate was obtained by high-intensity lamps. In this study, annealing temperature from 500°C to 1000°C is used for the annealing with forming gas (FG) gas and 5%O<sub>2</sub>/95% N<sub>2</sub> mixture gas.




*Fig 2.2.2 temperature curve in post-deposition annealing process*

### 2.2.4 RF magnetron sputtering

In this study, Deposition of the gate electrode is conducted by Radio Frequency (RF) magnetron sputtering. The illustration figure of RF magnetron sputtering is shown in Fig 2.2.3. A high electron field is applied between substrate and target. A magnet is set under the target. Ar gas flow into the chamber in the process and ionized by high electric field. Ar atoms then hit the target and the target atoms are emitted by the impact. Ejected target

atom then fly through the vacuum chamber and deposit on the substrate. In this experiment process, the pressure in reaction chamber is controlled to 1 Pa. The flow rate of Ar is set to 0.7 sccm. The RF power is set to 200 W.




*Fig 2.2.3 Schematic illustration of RF magnetron sputtering*

### 2.2.5 Atomic layer deposition

ALD is a key process for deposition of SiO<sub>2</sub> gate dielectrics in this study. ALD is a thin film deposition method in which a film is grown on a substrate by exposing its surface to alternate gaseous species, which are typically referred to as precursors. Compared with chemical vapor deposition, the precursors are never present in the reactor at the same time, but they are inserted as a series of sequential pulses. In each of these pulses, the

precursor molecules react with the surface in a self-limiting way, so that the reaction terminates once all the reactive sites on the surface are consumed. Consequently, the maximum amount of material deposited on the surface after a single exposure to all of the precursors (a so-called ALD cycle) is determined by the nature of the precursor-surface interaction.[2-1].


Figure 2.2.5 illustrated the basic cycling process for deposition of ALD-SiO<sub>2</sub>. In process (1), the precursor of TDMAS (Tris-dimethylamino-silane) is added to the reaction chamber containing the material surface to be coated by ALD. After precursor has adsorbed on the surface, any excess is removed from the reaction chamber. Oxidant O<sub>2</sub> plasma (red) is added (process 3) and reacts with the precursor to create another layer on the surface. After reaction of oxidant with precursor finished excess O<sub>2</sub> is then cleared from the reaction chamber by Ar purge again and this process is repeated until the desired thickness is achieved and the resulting product can be formed as shown in process 4.



*Fig 2.2.5 Schematic illustration of atomic layer deposition process*

## 2.3 Characterization method

### 2.3.1 Attenuated Total Reflection Fourier transform infrared spectrometer



*Fig 2.3.1 Schematic diagram of Michelson interferometer [2-2]*

Fourier transform infrared spectroscopy (FTIR) is a vibrational spectroscopy measurement method used to obtain an infrared spectrum of absorption, emission, photoconductivity or Raman scattering of a solid, liquid or gas. Basically, Fourier transforms infrared spectroscopy is the general for infrared spectroscopy using two interference light. The Schematic diagram of Michelson interferometer, which is used to generate interference light for FTIR analysis, are shown in Fig 2.3.1 [2-2]. One beam splitter is set in the middle, a stationary mirror and a moving mirror are set at two places. An infrared light source is generated from a coherent light source when the infrared light reaches the beam splitter. Ideally, 50% of the light is refracted towards the fixed mirror and left 50% light is transmitted to the moving mirror. Light is then reflected from the

two mirror back to beam splitter. As a result, encountered two light beams interfered and pass into the sample compartment. There, the light is focused on the sample. On leaving the sample compartment the light is refocused on to the detector. By moving the right-side mirror, the optical path difference of two separated beam changes and different interference light can be generated. By calculating the received intensity of infrared light through Fourier transform, the absorption infrared spectrum can finally gain.


IR spectroscopy is useful for identification, structure determination of the compounds by identifying the various vibrational modes of a molecule. When the frequency of the infrared radiation matches the transition energy of the bond or group that vibrates. The radiation will be absorbed and the bond or group will be excited to a high energy level. For absorption of electromagnetic radiation, molecules with a dipolar moment allow infrared photons to interact with the molecule causing excitation to higher vibrational states. The homo-polar diatomic molecules do not have a dipolar moment since the electronic fields of its atoms are equal. Also, monatomic molecules are not able to interact with IR radiation because they consist only of single atom. For same dipole molecules, different vibration mode such as symmetrical stretching, antisymmetrical stretching, twisting mode response to radiation frequency, which can be observed on the FTIR spectrum.

In this study, attenuated total reflection FTIR (ATR-FTIR) is used for identification of the bond structure of gate dielectric on SiC substrate. ATR-FTIR enables samples to be examined directly in the solid or liquid state without other sample preparation [2-3]. Fig 2.3.2 shows the schematic illustration of reflection in ATR-FTIR measurement. The measuring face of the sample was fit-closely to a Ge prism by a mechanical holder. During measurement, infrared radiation enters the Ge-prism and occurs total reflection at

sample/prism interface, because the incident angle  $\theta$  is larger than the critical angle. Infrared absorption happens at the reflection interface by the vibration of molecular at the substrate surface. In Fig.2.12,  $D_p$  is the depth from the interface and given by

$$D_p = \frac{\lambda}{2\pi n_1 \sqrt{\sin^2 \theta - \left(\frac{n_2}{n_1}\right)^2}} \quad (2.1)$$

where  $\lambda$  is wave number,  $\theta$  is the incident angle,  $n_1$  is Ge prism refractive index,  $n_2$  is sample refractive index. ( $n_1 > n_2$  where  $n_1$  and  $n_2$  are higher and lower refractive index [2-4]). The whole measurement is conducted in  $N_2$  ambient to eliminate the disturbance of IR absorption from  $CO_2$ .




*Fig 2.3.2 Schematic illustration of reflection in ATR-FTIR measurement*

### 2.3.2 Transmission electron microscopy

Transmission electron microscopy (TEM) is a method to obtain high-resolution image by transmitting electron beam through the ultra-thin specimen. TEM is competent for ultra-high resolution imaging, owing to the small de Broglie wavelength of electrons. It is capable for analysis small specimen such as atomic arrangement and virus

configuration of nanometer scale. TEMs find application in cancer research, virology, materials science as well as pollution, nanotechnology, and semiconductor research.

Fig 2.3.3 shows the schematic illustration of TEM. On the top side is a filament that used as electron emission source, which may be a tungsten filament or a lanthanum hexaboride ( $\text{LaB}_6$ ) source. Contrast with tungsten filament, the  $\text{LaB}_6$  source can generate an electron beam with small energy dispersion. The extraction of the electron beam is by the use of Wehnelt cylinder. The extracted electrons are then accelerated by high electron field (typically 100~300 kV), and emitted into the vacuum. The electron beam is then focused and manipulated by condenser lens, which allows the formation of the electron beam to desired size and location for later interaction with the sample. The lens used in TEM are magnetic field based that manipulate electron beam by adjusting the magnetic flow. The lens consists a series of coils that deflect the direction of electron beam. The convergence of electron beam is enabled by modifying the amount of current to change the magnetic flow in the coil. After transmitted through the sample, the image is magnified and focused by objective lens and imaging lens, and finally project onto o an imaging device, such as a fluorescent screen.




*Fig 2.3.3 Schematic illustration of TEM device structure*

### 2.3.3 Electron Energy Loss Spectroscopy

Electron Energy Loss Spectroscopy (EELS) is a method to analyze the composition and chemical bonding states by analyzing the spectroscopy of inelastically scattered electrons generated by the interaction of an incident electron beam with sample material. With the incorporation of scanning transmission electron microscope (STEM), detection of the

ultra-micro area with high spatial resolution can be possible.

Figure 2.3.4 shows the illustration of the structure of EELS analysis. The electron which loses energy by inelastic scattering in the sample is split by the spectrometer, and the energy strength spectra of an electron with energy loss can be detected. With the investigation of the energy loss peak where an inner-shell electron is excited to the conduction band, the element composition and chemical state of the sample can be analyzed.




*Fig 2.3.4 Schematic illustration of EELS device structure*

#### 2.3.4 X-ray photoelectron spectroscopy

X-ray photoelectron spectroscopy (XPS) is a useful tool for analysis of surface element composition for semiconductor devices. It's a surface-sensitive quantitative spectroscopic technique that that element composition at the parts per thousand range, empirical formula, chemical state and electronic state of the elements that exist within the material can be detected.

Fig 2.3.5 shows the schematic illustration of XPS measurement. A focused x-ray beam has been radiated on the sample surface. The inner electrons or valence electrons in atoms interacted with x-ray and being stimulated, escape from the sample surface. The escaped electron was collected by electron energy analyzer to analysis the kinetic energy of the electron escaped. The signal then is collected by electron detector to get the XPS spectra of the sample surface.



*Fig 2.3.5 Schematic illustration of XPS measurement*

For a certain XPS measurement, the particular x-ray beam is used so that the energy is known. And because the emitted electrons' kinetic energies can be measured, the electron binding energy of each of the emitted electrons can be determined by using an equation that is based on the work of Ernest Rutherford (1914):


$$E_{binding} = E_{photon} - (E_{kinetic} + \phi) \quad (2.4)$$

Where  $E_{binding}$  is the binding energy (BE) of the electron,  $E_{photon}$  is the energy of the X-ray photons being used,  $E_{kinetic}$  is the kinetic energy of the electron as measured by the instrument and  $\phi$  is the work function dependent on both the spectrometer and the material. XPS depth profiling can be done by using combination of ion beam etching or chemical etching to expose the deep layer in the sample. By continuous measurement, the

composition as well as the distribution in-depth orientation can be obtained through etching.

### 2.3.5 X-ray Reflectivity analysis

X-ray Reflectivity (XRR) is a method that can analyse the thin film properties of materials on semiconductor [2-5]. Fig 2.3.6 shows the schematic illustration of XRR analysis. By incident x-ray into thin film with a small angle, the reflected x-ray by film surface and film/substrate interface and other interface interfered with each other. By gradually changing the incident angle, a profile of reflectance can be obtained. The thickness of the thin film can be known from the cycle length of reflectance profile, which is vibrated in the cycle by the interference of reflection x-ray from the film and film/substrate surface. Also, the roughness information can be obtained from the x-ray attenuation fraction and the density information can be obtained from the critical angle of the film and width of the vibration period.



*Fig 2.3.6 Schematic illustration of XRR analysis*

### 2.3.6 Secondary ion mass spectrometry

Secondary ion mass spectrometry (SIMS) is a method can quantitatively measuring the element composition with the depth profile of the sample. The schematic illustration is shown in figure 2.3.7. Firstly a beam of ion (primary ion) with an acceleration energy of 100eV~20kV will be sputtering on the surface of the sample, then, some neutral particle, secondary ion, and electron can be ejected from the substrate surface. Secondary ion will then collected by the spectrometer and split into different mass/charge ratios. After that, the spectra will be analyzed by the detector to determine the elemental, isotopic, or molecular composition of the sample surface.

In this study, SIMS has been used to determine the C and O composition in SiC MOS structure. To obtain the depth profile of the element in metal or dielectric layers. Sample surface was continually eroded by the incident electron beam. And by plot, the intensity of a given mass signal as a function of time, the variation of its abundance/concentration with depth below the surface can be reflected.




Fig 2.3.7 Schematic illustration of SIMS measurement

### 2.3.7 Capacitance-Voltage characteristic measurement

Capacitance-Voltage ( $C$ - $V$ ) characteristic measurements were performed with various frequencies (10 kHz ~ 1 MHz) by precision LCR (E4980A, Agilent). The measurement of capacitance is conducted with automatic balance bridge method. The schematic illustration of the circuit is shown in fig 2.3.8. The circuit consists of voltage measurement block and current measurement block. A sine-wave oscillator and two voltmeters and a current-voltage converter have been used. The current measurement block consists of a current-voltage converter and a voltmeter, with the feedback signal of the high gain amplifier, the input terminal (Low) can keep zero potential, which achieved zero impedance in the current measurement block. The current flow through the sample (with the impedance of  $Z_x$ ) is defined as  $I_s$ , should be equal to the feedback current ( $I_r$ ) flow through the resist  $R_r$ . To define the Voltage of  $V_1$  to be  $v_s$ , the voltage of  $V_2$  to be  $v_r$ , and the impedance of sample is  $Z_x$ , the current  $I_s$  can be:

$$I_s = I_r = \frac{v_s}{Z_x} = \frac{v_r}{R_r} \quad (2.5)$$

Hence, the impedance of sample can be expressed as:

$$Z_x = R_r \frac{v_s}{v_r} \quad (2.6)$$

And capacitance of the sample  $C_x$  can be given by:

$$C_x = \frac{j}{\omega Z_x} = \frac{jv_r}{\omega R_r v_s} \quad (2.6)$$

Since all the parameter is known factor, the measurement of the capacitance of the sample can be achieved.




Fig 2.3.8 Schematic illustration of automatic balance bridge circuit

### 2.3.8 Extraction of interface state density by conductance method

The conductance method, which was proposed by Nicollian and Goetzberger in 1967 [2-6], is one of the most sensitive methods to determine interface state density ( $D_{it}$ ). Conductance method is based on measuring the equivalent parallel conductance  $G_p$  of an MOS-Capacitor as a function of bias voltage and frequency. The conductance represents the loss mechanism due to interface trap capture and emission of carriers, which is a measure of the interface trap density.

The simplified equivalent circuit of an MOS-capacitor applied with the conductance method is shown in fig. 2.3.7 (a). It consists of the oxide capacitance  $C_{ox}$ , the semiconductor capacitance  $C_s$ , and the interface trap capacitance  $C_{it}$ . The resistance  $R_{it}$  represent the capture-emission of carriers by  $D_{it}$  is a lossy process. The circuit can be simplified to the circuit in fig. 2.3.7 (b), where  $C_p$  and  $G_p$  are given by [2-7]:

$$C_p = C_s + \frac{C_{it}}{1 + (\omega\tau_{it})^2} \quad (2.9)$$

$$\frac{G_p}{\omega} = \frac{q\omega\tau_{it}D_{it}}{1 + (\omega\tau_{it})^2} \quad (2.10)$$




Fig. 2.3.7 Equivalent circuits for conductance measurements; (a) MOS-Capacitor with interface trap time constant  $\tau_{it} = R_{it}C_{it}$ , (b) simplified circuit of (a), (c) measured circuit,[2-7].

where  $C_{it} = q^2D_{it}$ ,  $\omega = 2\pi f$  ( $f$  = measurement frequency) and  $\tau_{it} = R_{it}C_{it}$ , the interface trap time constant, which is given by  $\tau_{it} = [\nu_{th}\sigma_p N_A \exp(-q\phi_s/kT)]^{-1}$  [2-7]. Dividing  $G_p$  by  $\omega$  makes Eq. (2.10) symmetrical in  $\omega\tau_{it}$ . Equations (2.9) and (2.10) are for interface traps with a single energy level in the band gap. However, in the real situation, interface traps at the  $\text{SiO}_2\text{-Si}$  interface are continuously distributed in energy within the Si band gap. Capture and emission occurs primarily by traps located within a few  $kT/q$  above and below the Fermi level, leading to a time constant dispersion and giving the normalized conductance as [2-7]

$$\frac{G_p}{\omega} = \frac{qD_{it}}{2\omega\tau_{it}} \ln[1 + (\omega\tau_{it})^2] \quad (2.11)$$

The conductance is measured as a function of frequency and plotted as  $G_p/\omega$  versus  $\omega$ .  $G_p/\omega$  has a maximum at  $\omega = 1/\tau_{it}$  and at that maximum  $D_{it} = 2G_p/q\omega$ . For Eq. (2.11) we find  $\omega \approx 2/\tau_{it}$  and  $D_{it} = 2.5G_p/q\omega$  at the maximum. Hence we determine  $D_{it}$  from the maximum  $G_p/\omega$  and determine  $\tau_{it}$  from  $\omega$  at the peak conductance location on the  $\omega$ -axis. An approximate expression giving the interface trap density in terms of the measured maximum conductance is [2-7]:

$$D_{it} = \frac{2.5}{q} \left( \frac{G_p}{\omega} \right)_{\max} \quad (2.12)$$

Capacitance meters generally assume the device to consist of the parallel  $C_m - G_m$  combination in fig. 2.3.7 (c). A circuit comparison of fig. 2.3.7 (b) to 2.3.7 (c) gives  $G_p/\omega$  in terms of the measured capacitance  $C_m$ , the oxide capacitance, and the measured conductance  $G_m$  as [2-7]:

$$\frac{G_p}{\omega} = \frac{\omega G_m C_{ox}^2}{G_m^2 + \omega^2 (C_{ox} - C_m)^2} \quad (2.13)$$

assuming negligible series resistance. The conductance measurement must be carried out over a wide frequency range. The portion of the band gap probed by conductance measurements is typically from flat-band to weak inversion. The measurement frequency should be accurately determined and the signal amplitude should be kept at around 50 mV or less to prevent harmonics of the signal frequency giving rise to spurious conductance.

### 2.3.9 Field Effect Mobility of MOSFET

When the transistor is operated in the linear region (or "ohmic mode"), where  $V_{DS}$  is small and  $I_D$  increase proportional with  $V_{DS}$ . The field-effect mobility is determined from the transconductance, defined by:

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \quad (I_{DS}=\text{constant}) \quad (2.14)$$

Where  $I_D$  is the drain voltage,  $V_{GS}$  is the bias voltage between gate and source of MOSFET, and  $V_{ds}$  is the bias voltage between drain and source. The drift component of the drain current with  $Q_n = C_{ox}(V_{GS} - V_T)$  is:

$$I_D = \frac{W}{L} \mu_{FE} C_{ox} (V_{gs} - V_T) V_{DS} \quad (2.15)$$

When the field-effect mobility is determined, the transconductance is can be given as:

$$g_m = \frac{W}{L} \mu_{FE} C_{ox} V_{DS} \quad (2.16)$$

Where  $W$  and  $L$  are the width and length of the channel,  $C_{ox}$  is the capacitance of gate insulator. When this equation is solved for the mobility, it is known as the field-effect mobility:

$$\mu_{FE} = \frac{L g_m}{W C_{ox} V_{DS}} \quad (2.17)$$

In this study, the  $V_{DS}$  is controlled to be 50 mV when measuring the *field-effect mobility*.

## 2.4 Reference

[2-1] Puurunen, Riikka L., "Surface chemistry of atomic layer deposition: A case study for the trimethylaluminum/water process". *J. Appl. Phys.*, 97 pp. 12, (2005)

[2-2] Albert Michelson; Edward Morley. "On the Relative Motion of the Earth and the Luminiferous Ether". *Amer. Jour. Sci.*, 34 (203): pp. 333–345, (1887)

[2-3] "FT-IR Spectroscopy—Attenuated Total Reflectance (ATR)". Perkin Elmer Life and Analytical Sciences. 2005. Archived from the original on 16 February 2007. Retrieved 2007-01-26.

[2-4] Y. Furukawa, M.Takayanagi and K.Hasegawa : "Sekigai • Raman bunnkouhou", *The Spectroscopical Soc. of Japan*, pp. 69-74, (2009).

[2-5] V. Holy', J. Kuběna, and I. Ohlídal, "X-ray reflection from rough layered systems", *Phys. Rev. B.* 47, pp. 896-891 (1993).

[2-6] E. H. Nicollian, and A. Goetzberger, "The Si-SiO<sub>2</sub> Interface - Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique", *Bell Syst. Tech. J.*, 46, pp. 1055-1133 (1967).

[2-7] Dieter K. Schroder, "Semiconductor material and device characterization", pp. 358-361 (2006).

## **Chapter 3. Film properties of ALD-SiO<sub>2</sub>**

### **3.1 Introduction**

### **3.2 Selection of precursor for ALD-SiO<sub>2</sub>**

### **3.3 Deposition rate and density of ALD-SiO<sub>2</sub>**

### **3.3 Breakdown properties of ALD-SiO<sub>2</sub>**

### **3.4 Summary of chapter 3**

### **3.5 Reference**

### **3.1 Introduction**

With low on-resistance advantage, trench type MOSFET is becoming the mainstream of SiC MOS-structure. However, a strong crystallographic orientation dependent oxidation on the 3D-gate structure may result in the formation of an uneven SiO<sub>2</sub> layer, which may pose reliability issues [3-1]. On this point, gate dielectrics formed by conformal deposition processes seem to be prominent ways for replacing the thermally grown SiO<sub>2</sub> ones. ALD has been indicated to be a feasible method to form a conformal SiO<sub>2</sub> layer on semiconductor surfaces [3-2]. Also, as the ALD process can be performed at low process temperature, the risk of forming carbon deficiency in the sub-surface SiC channel can be reduced [3-3].

In this chapter, ALD deposition has been conducted with tris-dimethylamino-silane (TDMAS) precursor, due to its high vapor pressure and high thermostability at room temperature. The deposition properties including deposition rate and density will be introduced. Finally, the electrical characteristics of ALD-SiO<sub>2</sub> on Si wafer have also been discussed.

### **3.2 Selection of precursor for ALD-SiO<sub>2</sub>**

For ALD process, selection of precursor is very important and can significantly influence the deposition process and film properties. A variety of precursor has been reported using for ALD process including chlorosilanes, alkoxysilanes, alkylaminosilanes, and aminosilanes [3-4,3-5,3-6,3-7,3-8,3-9]. Among those types of the precursor, aminosilanes is a prospective material for ALD process in safety and operability perspectives aspect. Here, we present three kinds of aminosilanes structure, including

bis(tertiarybutylamino)silane (BTBAS), bis(diethylamino)silane (BDEAS), and TDMAS.

The molecule structure of the three kind of precursor is as follow:




Fig 3.2.1 Molecule structure of (a) BTBAS (bis(tertiarybutylamino)silane) (b) BDEAS (bis(diethylamino)silane) (c) TDMAS (tris(dimethylamino)silane)

Contrast to TDMAS, BTBAS and BDEAS have more hydrogen directly bonded to silicon, which makes them more reactive and can achieve high deposition rate in ALD process. However this kind of high activity also attributed to low thermostability, BTBAS and BDEAS can easily decompose at room temperature rapidly with respect to TDMAS. On the other side, although the deposition rate of TDMAS is lower than BTBAS and BDMAS. The deposition rate of 0.8 nm/cycle is achievable with deposition temperature ranging from 250 °C to 600 °C, which is acceptable for ALD-SiO<sub>2</sub> deposition.

The carbon concentration in deposited SiO<sub>2</sub> also showed the difference between each precursor [3-10]. Table 3.2.1 shows the carbon concentration in ALD-SiO<sub>2</sub> after deposition using different precursor. Compared with BTBAS and BDEAS, the carbon residue concentration in deposited SiO<sub>2</sub> is about one order higher, which may increase the trap density in bulk of ALD-SiO<sub>2</sub> by carbon-related defects. Annealing in oxygen ambient

after ALD process may be a feasible method for carbon residue reduction, by reaction of an Oxygen molecule with carbon to generate CO gas diffuses out of the SiO<sub>2</sub> layer.

| precursor | Residual carbon concentration    |
|-----------|----------------------------------|
| BTBAS     | $5 \times 10^{19} \text{ /cm}^3$ |
| BDEAS     | $5 \times 10^{19} \text{ /cm}^3$ |
| TDMAS     | $4 \times 10^{20} \text{ /cm}^3$ |

*Table 3.2.1 Carbon concentration in deposited ALD-SiO<sub>2</sub> by different precursor [3-12]*

Besides of carbon concertation in the deposited SiO<sub>2</sub> layer, the vapor pressure of precursor is also important for the operability of ALD process. Figure 3.2.2 shows the relationship of vapor pressure with temperature for each precursor. Compared with BTMAS and BDEAS, higher vapor pressure can be obtained with TDMAS. The vapor pressure of TDMAS can be about  $1 \times 10^3 \text{ Pa}$  high at room temperature, which is a unique advantage of TDMAS over BTMAS and BDEAS.

Finally, considering these factors comprehensively, we chose TDMAS as the precursor for ALD-SiO<sub>2</sub> deposition. O<sub>2</sub> remote-plasma has been used as an oxidant for ALD process. The deposition rate and other properties of ALD-SiO<sub>2</sub> will be discussed in the next two chapters.




Fig 3.2.2 Vapor pressure of BTBAS, BDEAS, and TDMAS

### 3.3 Deposition rate and density of ALD-SiO<sub>2</sub>

Deposition of ALD-SiO<sub>2</sub> with a precursor of TDMAS and oxidant of O<sub>2</sub> plasma has been conducted. The substrate temperature during deposition was set at 300 °C and the injection time of TDMAS was 0.4 second per cycle. After injection of TDMAS, O<sub>2</sub> plasma exposure is conducted for 20 sec to ensure sufficient reaction of TDMAS. Then, redundant gas and reactant will be evacuated and reaction chamber will be prepared for a new cycle of deposition.

Fig 3.3.1 shows the deposition rate of ALD-SiO<sub>2</sub> with TDMAS and O<sub>2</sub> plasma. The thickness of SiO<sub>2</sub> after deposition of 100, 150, 200 cycles was measured by an ellipsometer, respectively. A linear relationship has been found for the deposition thickness with a number of deposition cycles. And deposition rate of 0.04 nm/cycle has been achieved of ALD-SiO<sub>2</sub> deposition on SiC substrate. An initial thickness of 1.8 nm

can be observed on the figure when deposition cycle is zero, which should be the surface reaction of SiC substrate with the O<sub>2</sub> plasma.




Fig 3.3.1 Deposition rate of ALD-SiO<sub>2</sub> with TDMAS precursor and O<sub>2</sub> plasma oxidant





Fig 3.3.2 Density and roughness of ALD-SiO<sub>2</sub> by XRR analysis.

To extract the density of ALD-SiO<sub>2</sub>, a silicon wafer with 4-nm-ALD-SiO<sub>2</sub> has been prepared and analyzed by XRR, as shown in fig. 3.3.2. The density of SiO<sub>2</sub> is 2.38g/cm<sup>3</sup> with an interface roughness of deposited SiO<sub>2</sub> is 0.342 nm on average, based on the fitting of XRR data. The density of deposited SiO<sub>2</sub> is a little higher than that of thermal grown SiO<sub>2</sub> (2.27 g/cm<sup>3</sup>), which is considered to be attributed to the Si-rich deposition during ALD process. The roughness of ALD-SiO<sub>2</sub> is less than thermal grown SiO<sub>2</sub>, which is a unique the advantage for ALD process formed SiO<sub>2</sub>.

### **3.4 Breakdown properties of ALD-SiO<sub>2</sub>**

To examine the electrical properties of ALD-SiO<sub>2</sub>, MOS capacitors have been fabricated on Si substrate. SiO<sub>2</sub> film was then deposited on Si substrates by ALD with a thickness of 8.67nm. Tungsten electrode was deposited on top of the SiO<sub>2</sub> layer for 50nm and followed with annealing in FG gas ambient at 420 °C for 30min. Fig 3.4.1 shows C-V characteristics of Si capacitor with ALD-SiO<sub>2</sub> gate dielectric. C-V characteristics were measured with different frequency ranging from 10 kHz to 1 MHz. Although a frequency dispersion has been observed in C-V characteristics, which can be related to the existence of near-interface-trap, the MOS-capacitor operated normally. Using the maximum capacitance of the Si capacitor as oxide capacitance and the permittivity of SiO<sub>2</sub> of  $3.45 \times 10^{-13} \text{ Fcm}^{-1}$ , the equivalent oxide thickness (EOT) can be derived to be 8.64 nm, which coincides with the value of the physical thickness of deposited ALD-SiO<sub>2</sub>.



*Fig 3.4.1 Capacitance-voltage characteristics of Si capacitor with ALD-SiO<sub>2</sub> gate dielectric*

The reliability of ALD-SiO<sub>2</sub> is also the main concern of deposition gate dielectric on SiC. Breakdown electrical field ( $E_{BD}$ ) is one of the main parameter for reliability characteristics of the gate dielectrics. The breakdown field of ALD-SiO<sub>2</sub> was measured with Si capacitor with 8.67 nm ALD-SiO<sub>2</sub>. The distribution properties of breakdown field were shown in Fig 3.4.2. Based on the Weibull distribution model, the breakdown field of ALD-SiO<sub>2</sub> can be determined to be 8 MV/cm. It is a little lower than that of thermal grown SiO<sub>2</sub>, which can be as much as 10 MV/cm. Nevertheless for a deposition gate dielectric, the breakdown field is comparatively good.




Fig 3.4.2 Breakdown field distribution of ALD-SiO<sub>2</sub> on Si substrates

### 3.5 Summary of chapter 3

Deposition of ALD-SiO<sub>2</sub> has been investigated in process and electrical properties aspects. The precursor of TDMAS and oxidant of O<sub>2</sub> remote plasma has been used in ALD process to form a SiO<sub>2</sub> layer. A deposition rate of 0.04 nm/cycle has been demonstrated for ALD-SiO<sub>2</sub> and the density of deposited SiO<sub>2</sub> is 2.38 g/cm<sup>3</sup>. Interface roughness of ALD-SiO<sub>2</sub> is much smaller than that of thermal grown SiO<sub>2</sub>, which is a unique advantage of SiO<sub>2</sub> deposited by ALD process. The breakdown field of ALD-SiO<sub>2</sub> is about 8 MV/cm, which is comparatively good for deposited SiO<sub>2</sub>. The fine quality of ALD-SiO<sub>2</sub> makes it a potential material of gate dielectric for high-performance SiC power devices.

### 3.6 Reference

- [3-1] K. Kakushima et al., “Characterization of flatband voltage roll-off and roll-up behavior in  $\text{La}_2\text{O}_3$ /silicate gate dielectric,” *J. ECS Trans*, vol. 61(2), p. 135-142 (2014).
- [3-2] R. K. Puurunen, “Surface chemistry of atomic layer deposition: A case study for the trimethylaluminum/ water process”, *J. Appl. Phys.*, **97**, 121301 (2005).
- [3-3] K. C. Chang, N. T. Nuhfer, and L. M. Porter, “High-carbon concentrations at the silicon dioxide-silicon carbide interface identified by electron energy loss spectroscopy”, *Appl. Phys., Lett.*, **77**, 2186 (2000).
- [3-4] J. K. Kang and C. B. Musgrave, “Mechanism of atomic layer deposition of  $\text{SiO}_2$  on the silicon (100)- $2\times 1$  surface using  $\text{SiCl}_4$  and  $\text{H}_2\text{O}$  as precursors, *J.App. Phys.*, 91, 3408 (2002).
- [3-5] W.-J. Lee, C. H. Han, J.-K. Park, Y.-S.Lee, and S.-K. Rha, “Atomic Layer Deposition and Properties of Silicon Oxide Thin Films Using Alternating Exposures to  $\text{SiH}_2\text{Cl}_2$  and  $\text{O}_3$ ”, *Jpn. J. App. Phys.*,49, 0715041 (2010).
- [3-6] J. D. Ferguson, E. R. Smith, A.W. Weimer, and S. M. George, “ALD of  $\text{SiO}_2$  at Room Temperature Using TEOS and  $\text{H}_2\text{O}$  with  $\text{NH}_3$  as the Catalyst”, *J.Electrochem. Soc.*, 151, G528 (2004).

[3-7] B. B. Burton, S. W. Rang, S. W. Rhee, and S. M. George, "SiO<sub>2</sub> Atomic Layer Deposition Using Tris(dimethylamino)silane and Hydrogen Peroxide Studied by in Situ Transmission FTIR Spectroscopy", *J. Phys. Chem. C*, 113, 8249 (2009).

[3-8] F. Hirose, Y. Kinoshita, S. Shibuya, Y. Narita, Y. Takahashi, H. Miya, K. Hirahara, Y. Kimura, and M. Niwano, "Atomic layer deposition of SiO<sub>2</sub> from Tris(dimethylamino)silane and ozone by using temperature-controlled water vapor treatment", *Thin Solid Films*, 519, pp.270 (2010).

[3-9] S. Kamiyama, T. Miura, and Y. Nara, "Comparison between SiO<sub>2</sub> films deposited by atomic layer deposition with SiH<sub>2</sub>[N(CH<sub>3</sub>)<sub>2</sub>]<sub>2</sub> and SiH[N(CH<sub>3</sub>)<sub>2</sub>]<sub>3</sub> precursors", *Thin Solid Films*, 515, pp.1517 (2006).

[3-10] Mark L. O'Neill, Heather R. Bowen, Agnes Derecskei-Kovacs, Kirk S. Cuthill, Bing Han, and Manchao Xiao, "Impact of Aminosilane Precursor Structure on Silicon Oxides by Atomic Layer Deposition", *The Electrochemical Soc., Interface*, Winter, p.33 (2011).

# **Chapter 4 Electrical properties of SiC-MOS structure with ALD-SiO<sub>2</sub> gate dielectrics**

## **4.1 Introduction**

## **4.2 Effect of Post-deposition-annealing (PDA)**

## **4.3 Electrical properties of ALD-SiO<sub>2</sub> with PMA treatment**

## **4.4 Sectional image observation and concentration analysis of O and C**

## **4.5 Electrical properties of SiC-MOSFET with ALD-SiO<sub>2</sub>**

## **4.6 Summary of chapter 4**

## **4.7 Reference**

## 4.1 Introduction

In this chapter, we will discuss the electrical properties of ALD-SiO<sub>2</sub> film on SiC substrates. As the ALD process can be performed at low process temperature, the risk of forming carbon deficiency in the sub-surface of SiC channels can be reduced [4-1]. For ALD-SiO<sub>2</sub>, high density of bulk trap has been introduced due to the high concentration of carbon residue by precursor material during the ALD process [4-2], its reliability property, as well as the interface property for SiC gate dielectrics, are not clear. Therefore, additional treatments need to be performed to reduce the carbon impurities.

In this work, SiC MOS-capacitors were fabricated with ALD-SiO<sub>2</sub> using TDMAS precursor. To improve the electrical properties of the deposited ALD-SiO<sub>2</sub> gate dielectric, PDA has been performed after ALD process. For further properties improvement, PMA by tungsten electrode capped annealing has been introduced. The electrical properties and modification mechanism have also been investigated for SiC MOS capacitor with PDA and PMA treatment.

## 4.2 Effect of Post-deposition-annealing (PDA)

Figure 4.2.1 shows the  $C$ - $V$  characteristics of SiC MOS capacitor with ALD-SiO<sub>2</sub> before any thermal treatment. A positively shifted  $C$ - $V$  curve with  $V_{fb}$  of 29.0 V indicates a large density of bulk traps exist in the layer of ALD-SiO<sub>2</sub>. Hysteresis voltage about 1.04 V suggested a large concentration of oxide traps near the SiO<sub>2</sub>/SiC interface. Also, the initial sweep of  $C$ - $V$  curve shows huge flat-band voltage change, which can be attributed to high-density electron trap in ALD-SiO<sub>2</sub>. The properties above revealed that although  $C$ - $V$




Figure 4.2.1 *C-V characteristics of ALD-SiO<sub>2</sub>/SiC sub. with and without the PDA treatments.*

characteristics can be confirmed for SiC capacitor with ALD-SiO<sub>2</sub>, additional treatment is necessary for electrical properties improvement of ALD-SiO<sub>2</sub>.

Reduction of bulk trap density in thermal grown SiO<sub>2</sub> by post-oxidation annealing in O<sub>2</sub> ambient has been demonstrated on SiC substrate [4-3]. For ALD-SiO<sub>2</sub>, the elimination of residual carbon in the oxide layer is a key for electrical properties improvement on SiC substrates. The same effect can be expected to be gained by PDA process in O<sub>2</sub> to eliminate residual carbon in ALD-SiO<sub>2</sub> layer. The *C-V* characteristics of the devices with PDA at 1000°C or 1100°C are shown in figure 4.2.2. The *C-V* curves of SiC capacitor with ALD-SiO<sub>2</sub> revealed a large shift to negative direction back toward the ideal

theoretical  $C$ - $V$  curve with the PDA treatment, indicating that negatively charged defects in the  $\text{SiO}_2$  layer were compensated by the treatment. The negative charges can be considered to be the electrons trapped at broken bonds in the  $\text{SiO}_2$  layer during the  $\text{SiO}_2$  deposition by plasma exposure. The trapped electrons are reported to be removed by annealing [4-4]. On the other hand, the hysteresis ( $V_{\text{hyst}}$ ) in the  $C$ - $V$  curves was found to be reduced to 0.18 V with the PDA at 1100°C, suggesting the reduction in the border traps near the  $\text{SiO}_2/\text{SiC}$  interface. Compared with the capacitance of  $\text{SiC}$  capacitor without any thermal treatment in fig. 4.2.1, the decrease in the accumulation capacitances indicates additional interface oxidation during the PDA treatment. Although the  $V_{\text{fb}}$  recovery and a slightly reduced  $D_{\text{it}}$  of  $1.3 \times 10^{12} \text{ cm}^{-2}/\text{eV}$  can be obtained with the high-temperature PDA process, longer or even higher PDA temperature treatments will result in further interface




Figure 4.2.2  $C$ - $V$  characteristics of ALD- $\text{SiO}_2/\text{SiC}$  sub. with and without the PDA treatments.

oxidation, which may suffer from uneven interface oxidation due to orientation dependent oxidation rate.

### 4.3 Electrical properties of ALD-SiO<sub>2</sub> with PMA treatment





Fig 4.3.1 predicted  $P(O_2)$ - $T$  phase diagram for  $SiC(s)+O_2(g)$  reaction based on the thermodynamic model [4-5]

For further electrical properties improvement for ALD-SiO<sub>2</sub>, an additional annealing treatment is necessary for interface properties modification. Fig 4.3.1 shows the relationship of oxidation reaction on SiC substrate with oxidation temperature and oxygen partial pressure ( $PO_2$ ) [4-5]. For SiC oxidation, the ideal model is to form SiO<sub>2</sub> with carbon transform into CO gas deviate from the substrate. However, as illustrated by the  $P(O_2)$ - $T$  phase diagram, the high temperature is necessary for oxidation at atmosphere

situation. As illustrated by point 1 in the figure, a temperature of about 1200°C is necessary for thermally grown SiO<sub>2</sub> on SiC substrate. Low-temperature annealing, as illustrated by point 2 in the figure, will trigger the reaction to form C residue at the SiO<sub>2</sub>/SiC interface, which may cause reliability problem issue for an SiO<sub>2</sub> gate dielectric. But for low-temperature annealing, a reaction that generates SiO<sub>2</sub> and CO can also happen at low O<sub>2</sub> partial pressure condition, as point 3 shown in the figure. So the control of O<sub>2</sub> partial pressure is a key for annealing of SiC device at low-temperature condition.



*Fig 4.3.2 illustration of oxygen diffusion and reaction with Carbon residue in SiO<sub>2</sub> and at the SiO<sub>2</sub>/SiC interface*

To achieve thermal treatment condition with low O<sub>2</sub> partial pressure, tungsten capped annealing is considered to be capable to generate low concentration oxygen during the annealing by diffusion. Sputter deposited W layers are known to incorporate a high concentration of oxygen atoms [4-6], which originates from the sputter targets. As illustrated in fig 4.3.2, by diffusion of excess oxygen atom in W layer or from the ambient during the annealing, the elimination of carbon residue in SiO<sub>2</sub> and the SiO<sub>2</sub>/SiC interface

can be achieved by reaction of diffused oxygen with carbon residue. Since the oxygen concentration in W is much lower than that in the atmosphere, low  $O_2$  partial pressure condition can be realized during the annealing. By W capped annealing at low temperature, elimination of carbon residue can be expected without generation of new carbon atom at the interface, which is promising for electrical modification of SiC devices with ALD-SiO<sub>2</sub>.

Figure 4.3.3 shows the  $C$ - $V$  characteristics of the samples processed with PDA at 1100°C for 30 mins followed by PMA at 850 or 950°C for  $10^3$  sec. Figure 4.3.3(a) shows that once the PMA is conducted, the accumulation capacitance showed a slight reduction for both samples, indicating additional interface reaction to increase the thickness of the SiO<sub>2</sub> layer. The accumulation capacitance stayed constant even with longer PMA duration. With longer PMA duration, the  $C$ - $V$  curves shift to the negative direction toward that of the ideal  $C$ - $V$  curve, illustrated by  $V_{fb}$  reduction with longer annealing duration, in fig 4.3.4, indicates the reduction of the negatively charged fixed defects in the SiO<sub>2</sub> layer and/or at the SiO<sub>2</sub>/SiC interface. In addition, as illustrated by figure 4.3.4 (b), the reduction in the  $V_{hyst}$  along with PMA duration suggests the reduction of the oxide traps near the SiO<sub>2</sub>/SiC interface. As the slopes of the  $C$ - $V$  curves become steeper, one can also expect a reduction in the  $D_{it}$  with longer PMA duration. Indeed, as illustrated in figure 4.3.5, conductance spectra of the samples at a surface potential of -0.024 eV below the Fermi level revealed a large reduction in the amplitude; a  $D_{it}$  of  $3.1 \times 10^{11}$  cm<sup>-2</sup>/eV can be achieved when annealed for  $5 \times 10^3$  sec. The calculated electron capture cross section of  $5 \times 10^{-19}$  cm<sup>2</sup> at an energy of 0.24 eV below the  $E_C$  is in good agreement with the reported value [4-7]




Figure 4.3.3 C-V characteristics with different PMA temperature for 10<sup>3</sup> sec.




Figure 4.3.4 (a)  $V_{fb}$  and (b)  $V_{hyst}$  dependence on PMA durations at 850 and 950°C.





Figure 4.3.5  $G_p/\omega$  spectra at  $E_C-0.24$  eV of MOS capacitors with PMA at 950°C.

#### 4.4 Cross-sectional image observation and concentration analysis of O and C

Cross-sectional TEM images of the samples before and after PMA treatment are shown in figure 4.4.1 (a) and (b), respectively. One can confirm the formation of a uniform  $\text{SiO}_2$  layer for both samples without any rough interface. The thickness of the  $\text{SiO}_2$  layer for the sample after PMA treatment is found to be increased by 3.8 nm. Therefore, the reduction in capacitance after PMA treatment observed in the  $C$ - $V$  measurements is due to the additional interface oxidation to form  $\text{SiO}_2$ . Since the annealing is performed with a metal layer and in the forming gas ambient, the source of oxygen atoms for the additional oxidation might be the ones initially stored in the W layer. Although a W target with a high purity (4N) has been used in this study, the absorption of oxygen molecules at the grain boundary in the target might be the origin. The Ellingham diagram predicts

the oxygen partial pressure of  $10^{-9}$  Pa under thermal equilibrium at  $950^{\circ}\text{C}$  [4-8]. Thus, the oxygen atoms in the W layer should out diffuse along with the annealing time.



*Figure 4.4.1 TEM images of ALD-SiO<sub>2</sub>/SiC sub. after (a) PDA at  $1100^{\circ}\text{C}$  and (b) PMA at  $950^{\circ}\text{C}$  reveal the increase in the SiO<sub>2</sub> thickness.*

Figure 4.4.2 shows the secondary ion mass spectrometry (SIMS) of blanket samples, which were processed with PDA at  $1100^{\circ}\text{C}$  for 30 min. The concentration of carbon and oxygen before and after annealing has been shown in fig 4.4.2(a) and fig 4.4.2(b), respectively. For carbon in ALD-SiO<sub>2</sub> layer, a high concentration of C concentration ( $10^{20} \text{ cm}^{-3}$ ) before the PMA has been revealed. The concentration was reduced slightly below  $10^{19} \text{ cm}^{-3}$  by the additional PMA process at  $900^{\circ}\text{C}$  for  $10^3$  sec, indicating that C atoms can be effectively removed by the PMA process. On the other hand, a high oxygen atom concentration of  $4 \times 10^{19} \text{ cm}^{-3}$  in the W layer was found to be reduced by one-third with the PMA treatment, suggesting the diffusion of oxygen atoms either or both into the capping TiN layer or the SiO<sub>2</sub> layer. It has been reported that outward diffusion of the oxygen atoms from the W layer during PMA proceeds the interface reaction between a gate dielectric and a semiconductor [4-9]. Nevertheless, one of the origins of the

improvements in the electrical characteristics with PMA process may be the reduction in the C atoms in the SiO<sub>2</sub> layer.




Fig 4.4.2 (a) SIMS depth profiles of carbon ions showed a large reduction in the carbon concentration in the SiO<sub>2</sub> layer. (b) The concentration of oxygen ions in the W layer was also reduced by the PMA treatment.

The distinctive difference between the PDA at 1100°C in an oxygen ambient and the PMA at 950°C in FG ambient is the oxygen partial pressure during the annealing. Thermodynamic calculations indicate that the PDA condition is expected to oxidize the SiC surface with carbon atoms as byproducts [4-5]. Thus one need to use high temperature, typically 1300°C, to suppress the creation of C atoms [4-10]. On the other hand, low oxygen partial pressure the PMA process is the condition to oxidize SiC the surface with CO(g) molecules as byproducts, so that the additional interface oxidation may not increase the C concentration in the SiO<sub>2</sub> layer. With the out-diffusion of oxygen atoms

from the W layer and also oxygen atoms from the surface during with the PMA process, the oxygen partial pressure gradually decreases to inhibit the interface oxidation. The oxygen atoms may be consumed to compensate the oxygen vacancies and remove the residual C atoms in the whole SiO<sub>2</sub> layer.

#### 4.5 Electrical properties of SiC-MOSFET with ALD-SiO<sub>2</sub>

Although the electrical properties improvement of ALD-SiO<sub>2</sub> gate dielectric by PMA and PDA has been demonstrated on SiC capacitor, the quality improvement effect on SiC MOSFET by thermal treatment is still unknown. In this section, we investigated the electrical properties of SiC-MOSFET using ALD-SiO<sub>2</sub> gate dielectrics. The field-effect mobility of SiC-MOSFET has been analyzed, and the mobility improvement by PMA treatment has been introduced.




Fig 4.5.1 MOSFET characteristics of SiC-MOSFET with ALD-SiO<sub>2</sub> (a)  $I_d$ - $V_d$  characteristic (b)  $I_d$ - $V_g$  characteristic

Figure 4.5.1 shows the  $I_d$ - $V_d$  characteristic and the  $I_d$ - $V_g$  characteristic of SiC-MOSFET using ALD-SiO<sub>2</sub> gate dielectric. The oxide thickness ( $T_{ox}$ ) of deposited SiO<sub>2</sub> is measured to be 41.7 nm. To gain ohmic contact on the source and drain with Ni contacts, PMA treatment at 950 °C for the 60s has been applied to the fabricated sample. For  $I_d$ - $V_d$  characteristic shown in Figure 4.5.1(a), the drain current ( $I_d$ ) curve increase with the gate voltage ( $V_g$ ), and shows a parabolic relationship with  $V_d$ .  $I_d$ - $V_g$  characteristic was shown in figure 4.5.1(b) and was plotted when  $V_{ds}$  is 5 V and 50 mV, respectively. Both the  $I_d$ - $V_d$  and  $I_d$ - $V_g$  characteristic are showing that the MOSFET is functioning normally.




Figure 4.5.2 field effect mobility of SiC-MOSFET with ALD-SiO<sub>2</sub>.

Additional PMA treatment has been conducted on SiC-MOSFET samples at 950°C and with duration from 60s to 2000 s. Figure 4.5.3 illustrated that with different PMA duration,  $I_d$  continually increased with the duration of PMA treatment.  $I_d$ - $V_g$  characteristic is

measured by a double method in this experiment which can sweep from low voltage to high voltage and return back from high voltage to low voltage. As shown in figure 4.5.3(a), with PMA duration, the hysteresis of  $I_d$  increased firstly when PMA duration increased from 60 s to 100 s. The hysteresis was then reduced significantly with PMA duration and almost no hysteresis can be found on  $I_d$ - $V_g$  characteristic. The maximum  $I_d$  at  $V_g$  of 20 V showed an increase from  $3.02\mu\text{A}$  to  $6.82\mu\text{A}$ . More than one time of current magnification has been realized by PMA treatment, which could be attributed to the improvement of electron mobility of SiC MOSFET channel.

Figure 4.5.4 shows the  $\mu_{FE}$  of the SiC MOSFET. As shown in the figure,  $\mu_{FE}$  were largely increased with PMA duration. With PMA treatment for 2000s,  $\mu_{FE}$  has been increased from  $6.6\text{ cm}^2/\text{Vs}$  to  $11.8\text{ cm}^2/\text{Vs}$ , about 80% mobility enhancement has been achieved with PMA process. Also, with PMA duration, the mobility start to rising up at lower gate voltage, which indicated that the  $V_{th}$  has been reduced with PMA treatment. The reduction of  $V_{th}$  can be attributed to the reduction of the bulk trap in ALD-SiO<sub>2</sub> gate dielectric with reduction of the residual carbon-related trap.




Fig 4.5.3  $I_d$ - $V_g$  characteristic of MOSFET with PMA for 60s to 2000s




Fig 4.5.4 Field-effect mobility of MOSFET with PMA for 60s to 2000s.

#### 4.6 Summary of chapter 4

In conclusion, the electrical properties of ALD-SiO<sub>2</sub> on SiC-MOS structure has been investigated. Although large  $V_{fb}$  and  $V_{hyst}$  voltage have been found for ALD-SiO<sub>2</sub> without annealing treatment, which indicates that large bulk and oxide trap density exists in the dielectric layer and dielectric/SiC interface. ALD-SiO<sub>2</sub> with PDA and PMA treatment showed large properties improvement. PMA process can effectively reduce both bulk and interface defects in the ALD-SiO<sub>2</sub> gate dielectrics on SiC substrates. The out-diffusion of oxygen atoms in the gate W layer is one of the sources to form additional interface oxidation. With longer PMA duration, reduction in the oxygen partial pressure results in the inhibition of the interface oxidation and the oxygen atoms may compensate oxygen deficiency and to remove the residual carbon atoms in the SiO<sub>2</sub> layer. Also, SiC MOSFET fabricated with ALD-SiO<sub>2</sub> has been investigated, the electron mobility of about 12 cm<sup>2</sup>/Vs has been achieved with PMA treatment, which is comparatively good compared with SiC MOSFET using thermal grown SiO<sub>2</sub> [4-11].

## 4.7 Reference

[4-1] K. C. Chang, N. T. Nuhfer, L. M. Porter, and Q. Wahab, “High-carbon concentrations at the silicon dioxide–silicon carbide interface identified by electron energy loss spectroscopy”, *Appl. Phys. Lett.* 77, 2186 (2000).

[4-2] Mark L. O’Neill, Heather R. Bowen, Agnes Derecskei-Kovacs, Kirk S. Cuthill, Bing Han, and Manchao Xiao, “Impact of Aminosilane Precursor Structure on Silicon Oxides by Atomic Layer Deposition”, *The Electrochemical Soc., Interface*, Winter, p.33 (2011)

[4-3] L.A. Lipkin and J.W. Palmour, “Improved Oxidation Procedures for Reduced SiO<sub>2</sub>/SiC Defects”, *J. Electronic Mater.*, Vol. 25, No. 5, (1996).

[4-4] J. M. Aitken and D. R. Young, “Electron trapping in electron - beam irradiated SiO<sub>2</sub>”, *J. Appl. Phys.* **49**, 3386 (1978).

[4-5] Y. Song and F.W. Smith, “Effects of Low-Pressure Oxidation on the Surface Composition of Single Crystal Silicon Carbide”, *J. Am. Ceram. Soc.*, 88, 1864 (2005).

[4-6] I. A. Weerasekera, S. Ismat Shah, David V. Baxter, and K. M. Unruh, “Structure and stability of sputter deposited beta-tungsten thin films”, *Appl. Phys. Lett.*, **64**, 3231 (1994).

[4-7] X. D. Chen, S. Dhar, T. Isaacs-Smith, J. R. Williams, L. C. Feldman, and P. M. Mooney, “Electron capture and emission properties of interface states in thermally oxidized and NO-annealed SiO<sub>2</sub>/4H-SiC”, *J. Appl. Phys.*, 103, 033701 (2008).

[4-8] H. J. T. Ellingham, “Reducibility of oxides and sulphides in metallurgical processes”, *J. Soc. Chem. Ind.*, 63, 125 (1944).

[4-9] D. Kitayama, T. Kubota, T. Koyanagi, K. Kakushima, P. Ahmet, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori and H. Iwai, “Silicate Reaction Control at Lanthanum Oxide and Silicon Interface for Equivalent Oxide Thickness of 0.5 nm: Adjustment of Amount of Residual Oxygen Atoms in Metal Layer”, *Jpn. J. Appl. Phys.* 50 10PA05 (2011).

[4-10] R. H. Kikuchi and K. Kita, “Interface-reaction-limited growth of thermal oxides on 4H-SiC (0001) in nanometer-thick region”, *Appl. Phys., Lett.* 104, 052106 (2014).

[4-11] Shinsuke Harada, Ryoji Kosugi, Junji Senzaki, Won-Ju Cho, Kenji Fukuda, and Kazuo Arai, “Relationship between channel mobility and interface state density in SiC metal–oxide–semiconductor field-effect transistor”, *J. Appl. Phys.*, 91, pp,1568 (2002).

# **Chapter.5 Enhanced oxidation effect with $\text{La}_2\text{O}_3$ insertion**

## **5.1 Introduction**

## **5.2 An enhanced oxidation effect by $\text{La}_2\text{O}_3$ capped annealing on SiC**

## **5.3 Cross sectional image image of interface above SiC substrate after annealing by TEM**

## **5.4 XPS analysis of interface above SiC substrate with La-silicate**

## **5.5 Suppression of oxidation fluctuation for SiC substrate with La-silicate**

## **5.6 Reduction of residual C concentration in ALD- $\text{SiO}_2$ by $\text{La}_2\text{O}_3$**

## **5.7 Summary of chapter 5**

## **5.8 Reference**

## 5.1 Introduction


$\text{La}_2\text{O}_3$  has long been studied as a high-k material for scaling of gate oxide on Si MOSFET devices [5-1, 5-2, 5-3]. Reaction of  $\text{La}_2\text{O}_3$  with Si substrate has been found to be capable even at low temperature and uniform layer of La-silicate can be formed after the annealing [5-4].  $\text{La}_2\text{O}_3$  is also known to create radical oxygen atoms from oxygen molecules [5-5]. For ALD- $\text{SiO}_2$  gate dielectric, the high concentration of carbon residue is the main issue for reliability on SiC power devices. With  $\text{La}_2\text{O}_3$  generating radical oxygen during the annealing process, one can expect for a reduction in carbon concentration in gate dielectric film, which may improve the quality of ALD- $\text{SiO}_2$  on SiC as gate dielectrics. However, the reaction of  $\text{La}_2\text{O}_3$  on SiC substrate has seldom been studied. To elucidate the modifying mechanism of La-silicate on SiC substrate, the understanding of reaction and formation of La-silicate on SiC is necessary.

In this chapter, the reaction of  $\text{La}_2\text{O}_3$  on SiC substrate and formation of La-silicate will be introduced. The reaction on SiC substrate has been studied by ATR-FTIR and XPS and formation of La-silicate has been found. The morphology of SiC substrate after  $\text{La}_2\text{O}_3$  capped annealing was illustrated by TEM cross-sectional image and a hypothesis of enhanced oxidation has been proposed.

## 5.2 An enhanced oxidation effect by $\text{La}_2\text{O}_3$ capped annealing on SiC

Fig.5.2.1 (a) and Fig. 5.2.1 (b) shows the infrared spectra of SiC substrate without and with 2 nm  $\text{La}_2\text{O}_3$  after annealing at from 500°C to 1000°C. Both are annealed in 5%  $\text{O}_2$ /95%  $\text{N}_2$  ambient and are normalized by a signal from SiC substrate. Fig. 5.2.1 (a) shows the IR absorption spectra of the same SiC substrate annealed at a different temperature. The absorption peak at around 1250  $\text{cm}^{-1}$  with limited intensity was observed,

which are attributed to the longitudinal (LO) mode of the asymmetric stretching vibration of Si-O-Si bond absorption [5-6]. The absorption of Si-O-Si bond absorption appeared at 600 °C and increase with raising of temperature. Fig. 2b shows the IR absorption spectra of same SiC substrate with 2nm La<sub>2</sub>O<sub>3</sub> deposited at the different annealing temperature. The large absorption peak at around 1250 cm<sup>-1</sup> and 1065 cm<sup>-1</sup> are attributed to the LO modes of the asymmetric stretching vibration of Si-O-Si and La-O-Si-O bond [5-7]. Both of the peaks appeared at 900 °C and increase significantly with the temperature raises. The tremendous increase of Si-O-Si bond absorption peak indicates that the oxidation of SiC substrate was enhanced by La<sub>2</sub>O<sub>3</sub> capped annealing.



*Figure 5.2.1 IR absorption spectra of (a) SiC substrate without La<sub>2</sub>O<sub>3</sub> (b) SiC substrate with 2nm La<sub>2</sub>O<sub>3</sub>*

The enhancement of SiC oxidation by La<sub>2</sub>O<sub>3</sub> capped annealing is considered to be related to the generation of radical oxygen during the annealing by La<sub>2</sub>O<sub>3</sub>. From previous

study, we have found  $\text{La}_2\text{O}_3$  has the ability to generate radical oxygen during annealing in an oxygen ambient. The oxidation of SiC substrate by radical oxygen has to be taken into account during the SiC oxidation process. Y. Song et al, present a modified Deal-Grove model for SiC thermal oxidation which modified the oxidation model of SiC by taking into consideration of CO gas out-diffusion [5-8]. For the oxidation at SiC surface, the oxidation rate is just a related to the local concentration of oxygen and CO gas. And the growth rate of  $\text{SiO}_2$  can be expressed as follow:

$$\frac{dX}{dt} = \frac{Js}{N_0} = \frac{K_f C_{O_2} - K_r C_{CO}}{N_0} \quad (1)$$

Where  $X$  is the thermal grown  $\text{SiO}_2$  thickness,  $K_f$  and  $K_r$  are the rate constant for the forward and reverse reaction.  $C_{O_2}$  and  $C_{CO}$  refer to the concentration of  $\text{O}_2$  and CO, respectively. And  $N_0$  is the number of oxidant molecules incorporated into a unit volume. But for  $\text{La}_2\text{O}_3$  capped oxidation on the 4H-SiC substrate, the oxidation by radical oxygen should also be considered. Assume the concentration of radical oxygen is  $C_{O^*}$ , and the rate constant is  $K_g$ , the oxidation rate for  $\text{La}_2\text{O}_3$  capped oxidation can be express as the following:

$$\frac{dX}{dt} = \frac{Js}{N_0} = \frac{K_f C_{O_2} - K_r C_{CO} + K_g C_{O^*}}{N_0} \quad (2)$$

Since the radical oxygen is highly reactive, the rate constant of radical oxygen  $K_g$  can be much higher than that of the oxygen molecule, so an enhanced rate of oxidation can be achieved for  $\text{La}_2\text{O}_3$  capped annealing on SiC substrate. With the cooperation of radical oxygen during the annealing, one can expect more consumption of residual carbon in ALD- $\text{SiO}_2$  gate dielectric layer.

### 5.3 Cross-sectional image of interface above SiC substrate after annealing by TEM

Since the formed La-silicate is far-more thinner than SiO<sub>2</sub>. It is necessary to know the morphology of formed gate dielectric on SiC by annealing. Fig 5.3.1 shows the cross-sectional image of interface above SiC substrate after annealing. The dark region in the SiO<sub>2</sub> film is La-silicate and the bright region on SiC substrate is SiO<sub>2</sub>. From the TEM image, we could see that the La-silicate is agglomerated in the SiO<sub>2</sub> film. The SiO<sub>2</sub> that formed on by oxidation, however, is much thicker than the origin deposited La<sub>2</sub>O<sub>3</sub> on SiC. SiO<sub>2</sub> remains in amorphous and has a thickness of about 10 nm. A large oxidation fluctuation has been shown by the surface roughness of formed SiO<sub>2</sub>. The agglomerated La-silicate grain seems tend to gather on the top of SiC epitaxial step. This kind of uneven La-SiO<sub>2</sub> and La-silicate may cause reliability issue such as local electric filed crowding and remote-surface-roughness scattering [5-9] to degrade the mobility of SiC MOSFET.

The oxidation fluctuation could be attributed to the facet oxidation of SiC. Compared with thermal oxidation of Si, the unique properties of SiC is to generate CO molecules during the oxidation process, the following reaction governs the oxidation of SiC:





Fig 5.3.2 shows the facet dependent oxidation rate of SiC [5-8], from which we could see that for SiC, C-face (000-1) has the highest oxidation rate, since out-diffusion of CO gas is more easily on C-face. Oxidation rate on  $\alpha$ -face (11-20) follows the C-face. Compared with C-face, the oxidation rate of Si-face (0001) is one-tenth of C-face, lowest



*Fig 5.3.1 sectional image of interface above SiC substrate after annealing*

in all SiC face because the unfeasible for out-diffusion of CO gases. For SiC, step controlled epitaxy is a basic process to improve the crystal quality used for device fabrication. By step controlled epitaxy, SiC substrate surface is jagged and form structure so-called terrace and step. The terrace is the original Si-face and the crystal face of the step is considered to be  $\alpha$ -face (11-20). The illustration image for oxidation of SiC substrate with epitaxy layer is shown in Fig 5.3.3. Since the oxidation rate on different crystal face is different, a thicker layer of SiO<sub>2</sub> will firstly grow on top of the step position. With the oxidation process, the step will gradually consume and finally form a SiO<sub>2</sub> layer with an uneven surface. For La<sub>2</sub>O<sub>3</sub> capped annealing, the same facet oxidation can happen and also cause the oxidation variation of SiO<sub>2</sub>.




Fig 5.3.2 Oxide thickness as a function of time for dry thermal oxidation of the (0001) C-face, (11-20) a-face, and (0001) Si-terminated faces of 4H-SiC at 1150 °C



Fig 5.3.3 the simulation of oxidation of SiC epitaxy surface layer

Although La-silicate grain agglomerated in the grown  $\text{SiO}_2$  layer, a thickness of approximately 10 nm has been achieved by annealing in 5%  $\text{O}_2$  at 1000 °C for 30 min. Fig 5.1.6 shows the enhanced oxidation effect of  $\text{La}_2\text{O}_3$  capped annealing compared with traditional dry thermal oxidation. The dashed line is the  $\text{SiO}_2$  growth rate of thermal oxidation [5-10]. The red mark is the oxidation rate by this study. Compared with traditional thermal oxidation, the oxidation rate of  $\text{La}_2\text{O}_3$  capped annealing is two orders of magnitude larger at oxidation temperature at 1000 °C, which should be attributed to the catalytic effect of  $\text{La}_2\text{O}_3$ .




Fig 5.1.6 Enhanced oxidation by  $\text{La}_2\text{O}_3$  capping compared with dry thermal oxidation

#### 5.4 XPS analysis of interface above SiC substrate with La-silicate

To re-check the chemical composition on reacted  $\text{La}_2\text{O}_3$  capped SiC substrate. XPS measurement has also been conducted. Fig 5.4.1 shows the deconvoluted binding energy of O (1s) and Si (2p) peak of SiC with 2nm deposited  $\text{La}_2\text{O}_3$ . Fig 5.4.1 (a) shows the deconvoluted binding energy of O(1s). The biggest peak with a binding energy of 533 eV should originate from O-Si bond, a small peak around 531.5 eV is from the bond of La-O-Si [5-11]. Fig 5.4.1 (b) shows the deconvoluted XPS spectra of Si (2p). Si 2p was decomposed into Si-O, Si-O-La, Si-C bond, with bonding energy of 155.5 eV, 153.5 eV, 152 eV, respectively, the biggest peak is Si-O, which should be attributed to the composition of  $\text{SiO}_2$ . A small peak of Si-O-La shows the ratio of La-silicate in oxides grown on SiC is fairly small compared to  $\text{SiO}_2$ . A weaker peak Si-C should originate from the SiC substrate. Compare the intensity of O-Si, La-O-Si bond in O1s spectra and Si-O,

Si-O-La bond in Si 2s spectra, it is clear that the XPS signal from SiO<sub>2</sub> is much higher than La-silicate, which means that SiO<sub>2</sub> is the dominate gate oxide in the formed gate dielectrics.





Fig 5.4.1 Deconvoluted of binding energy of (a) O 1s and (b) Si 2s XPS spectra

## 5.5 Suppression of oxidation fluctuation for SiC substrate with La-silicate

In section 5.3, the formation of La-silicate on SiC substrate has been discussed. Annealing of La<sub>2</sub>O<sub>3</sub> on SiC in O<sub>2</sub> ambient created a La-silicate layer as well as 10-nm-thick thermally grown SiO<sub>2</sub> layer. However, La-silicate has not formed as a uniform layer but agglomerated in the thermal reaction formed SiO<sub>2</sub>. This kind of agglomerated La-silicate grains in SiO<sub>2</sub> layers may cause electrical reliability problems. For suppression of the agglomeration of La-silicate, a SiO<sub>2</sub> capped annealing has been applied for La-silicate formation. Fig 5.5.1 illustrated the uniform La-silicate formation mechanism by SiO<sub>2</sub> capped annealing. Without SiO<sub>2</sub> capping layer, during the annealing, the upward direction flow is dominating for formed La-silicate. Since the oxidation of SiC substrate is highly


facet dependent, finally an uneven La-silicate layer will be formed. However, with SiO<sub>2</sub> capping layer, the upward flow of La-silicate are suppressed and the flow of interface layer can be uniform. With even flow of La<sub>2</sub>O<sub>3</sub> and La-silicate, suppression of La-silicate agglomeration can be prospected.



*Figure 5.5.1 Illustration of SiO<sub>2</sub> capped annealing for uniform lanthanum silicate layer formation*

For indication, a SiC substrate with 2 nm La<sub>2</sub>O<sub>3</sub> and 40 nm ALD-SiO<sub>2</sub> has been annealing in O<sub>2</sub> ambient at 1100°C for 30 min. Figure 6.2.2 shows the TEM cross-sectional image of the SiC substrate with La<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> after annealing. The formed La-silicate has not agglomerated but formed a layer between ALD-SiO<sub>2</sub> and thermally grown SiO<sub>2</sub>. However, an oxidation fluctuation has been observed for thermally grown SiO<sub>2</sub>. The thickness of thermally grown SiO<sub>2</sub> is ranging from 4 nm to 7 nm. This kind of thick


SiO<sub>2</sub> is generated by SiC substrate reacted with radical oxygen generated by La<sub>2</sub>O<sub>3</sub> during the annealing. A rough SiC surface indicated that facet dependent oxidation has occurred during the annealing. The SiO<sub>2</sub> upon the hollow of SiC surface is thick than the bunch of SiC. Also, the La-silicate is much bright upon the hollow region of SiC surface, which should be attributed to La<sub>2</sub>O<sub>3</sub> reaction with more SiO<sub>2</sub> generated by thermal oxidation.



*Figure 5.5.2 TEM cross-sectional image of SiC substrate with La<sub>2</sub>O<sub>3</sub> and ALD-SiO<sub>2</sub> after annealing*

Although the agglomeration of La-silicate has been suppressed by SiO<sub>2</sub> capped annealing. The SiC oxidation enhancement by La<sub>2</sub>O<sub>3</sub> still occurred and result in forming uneven interface SiO<sub>2</sub> and La-silicate layer. To achieve high reliability and high properties SiC MOS-devices, the formation of uniform gate dielectrics is necessary. For the reaction of La<sub>2</sub>O<sub>3</sub> on SiC, the facet oxidation inevitably occurred after high-temperature annealing due to the generation of radical oxygen by La<sub>2</sub>O<sub>3</sub>. Insertion of the deposited SiO<sub>2</sub> layer

between SiC substrate and  $\text{La}_2\text{O}_3$  is considered to be effective to suppress the oxidation of SiC substrate. Figure 5.2.3 shows the TEM sectional image of SiC substrate with 8 nm ALD- $\text{SiO}_2$  IL and 10 nm  $\text{La}_2\text{O}_3$  layer capped by 40 nm ALD- $\text{SiO}_2$  after annealing in  $\text{O}_2$  ambient at  $1100^\circ\text{C}$  for 30 min. A uniform layer of La-silicate and interface  $\text{SiO}_2$  has been observed. With  $\text{SiO}_2$  IL, radical oxygen diffused to SiC surface can be diminished. Also, La-silicate can be formed by reaction of  $\text{La}_2\text{O}_3$  with  $\text{SiO}_2$  upon  $800^\circ\text{C}$  [5-12]. Indeed, the interface layer of  $\text{SiO}_2$  slight reduced after annealing, which is an evidence for the reaction of  $\text{La}_2\text{O}_3$  with  $\text{SiO}_2$  IL. Since  $\text{La}_2\text{O}_3$  and deposited  $\text{SiO}_2$  are both amorphous before annealing, a uniform layer of La-silicate can be formed by reaction of  $\text{La}_2\text{O}_3$  and  $\text{SiO}_2$ .



*Figure 5.5.2 TEM cross-sectional image of SiC substrate with  $\text{La}_2\text{O}_3$  and ALD- $\text{SiO}_2$  IL with thick ALD- $\text{SiO}_2$  capping layer after annealing*

## 5.6 Reduction of residual C concentration in ALD- $\text{SiO}_2$ by $\text{La}_2\text{O}_3$

$\text{La}_2\text{O}_3$  and La-silicate are known to produce highly reactive oxygen radicals with the supply of  $\text{O}_2$  molecules [4-4]. During the silicate reaction at PDA process, these oxygen

radicals may oxidize the residual species, namely C and N atoms, reside in the ALD-SiO<sub>2</sub> layer. To confirm the reduction in the C concentration by the presence of La<sub>2</sub>O<sub>3</sub> layer, La<sub>2</sub>O<sub>3</sub> capped annealing experiment has been conducted. Samples having a 40-nm-thick ALD-SiO<sub>2</sub> layer on SiC substrates were fabricated. After PDA at 1100°C for 30 min, 2-nm-thick La<sub>2</sub>O<sub>3</sub> layer was capped on one of the samples and one without the La<sub>2</sub>O<sub>3</sub> layer was fabricated as a reference. A 50-nm-thick W layer was deposited on both samples followed by PMA at 950°C for 10<sup>3</sup> s. Figure 6.3.3 shows the C concentration of both samples measured by SIMS. The minimum C concentration in the ALD-SiO<sub>2</sub> layer decreased from 3×10<sup>20</sup> cm<sup>-3</sup> to 3×10<sup>19</sup> cm<sup>-3</sup> by the La<sub>2</sub>O<sub>3</sub> capping and the PMA treatment. Therefore, with La<sub>2</sub>O<sub>3</sub> capping annealing, the reduction of residual C concentration in ALD-SiO<sub>2</sub> can be achieved.




Figure 5.6.1 SIMS depth profile of C and La atoms with and without La<sub>2</sub>O<sub>3</sub> capping.

Besides, the diffusion of La atom into the  $\text{SiO}_2$  is also observed as shown in fig. 5.6.1. It is reported that the diffusion of La atoms into the ALD- $\text{SiO}_2$  can contribute to passivate oxygen vacancy defects in the layer [5-13]. As the glass transition temperature of a thin La-silicate film is reported to be  $600^\circ\text{C}$  [4-7], annealing above this temperature can release the strain in the film to reduce the defects [5-14]. The reduction in the C concentration and the incorporation of La atoms may be the origin of the improvements in the electrical characteristic with La-silicate IL.

## 5.7 Summary of chapter 5

In this chapter, the reaction, and formation of La-silicate on SiC substrate by  $\text{La}_2\text{O}_3$  capped annealing has been investigated. An enhanced oxidation by  $\text{La}_2\text{O}_3$  capped annealing in  $\text{O}_2$  ambient has been found, which should be attributed to the catalytic effect of  $\text{La}_2\text{O}_3$  to generate radical oxygen during the annealing. TEM cross-sectional image of interface layer after annealing shows that about 10 nm thick thermal grown  $\text{SiO}_2$  has been formed, compared with thermal dry oxidation, about two magnitudes of oxidation enhancement has been obtained. However, La-silicate has not formed a uniform layer but agglomerated in the layer of  $\text{SiO}_2$ , which may induce electrical reliability issues.  $\text{SiO}_2$  capped annealing effectively suppress La-silicate agglomeration, but facet dependent oxidation still occurred on SiC with the enhancement by  $\text{La}_2\text{O}_3$ . With the incorporation of  $\text{SiO}_2$  capping and IL- $\text{SiO}_2$  insertion, a uniform layer of La-silicate and  $\text{SiO}_2$  IL after annealing has been achieved, due to the diminution of SiC oxidation by IL- $\text{SiO}_2$ . Physical analysis of ALD- $\text{SiO}_2$  with  $\text{La}_2\text{O}_3$  capped annealing revealed that residual C

concentration in ALD-SiO<sub>2</sub> reduced with La<sub>2</sub>O<sub>3</sub> capping. Also, Lanthanum atoms diffuse into the layer of ALD-SiO<sub>2</sub>, which may be one electrical characteristic improvement reason for SiC MOS-devices with the La<sub>2</sub>O<sub>3</sub> layer.

## 5.8 Reference

[5-1] Jin-Hyung Jun, Chae-Hyun Wang, Dong-Jin Won and Doo-Jin Choi, “Structural and Electrical Properties of a La<sub>2</sub>O<sub>3</sub> Thin Film as a Gate Dielectric”, *J. Korean Phys. Soc.* Vol. 41, No. 6, pp. 998~1002 (2002).

[5-2] J.A. Ng, Y. Kuroki, N. Sugii, K. Kakushima, S. I. Ohmi, K. Tsutsui, T. Hattori, H. Iwai and H. Wong, “Effects of low temperature annealing on the ultrathin La<sub>2</sub>O<sub>3</sub> gate dielectric; comparison of post deposition annealing and post metallization annealing”, *Microelectron. Eng.* 80. pp.206–209 (2005).

[5-3] Tomotsune Koyanagi, Kiichi Tachi, Kouichi Okamoto, Kuniyuki Kakushima, Parhat Ahmet, Kazuo Tsutsui, Nobuyuki Sugii, Takeo Hattori, and Hiroshi Iwai, “Electrical Characterization of La<sub>2</sub>O<sub>3</sub>-Gated Metal Oxide Semiconductor Field Effect Transistor with Mg Incorporation”, *Jpn. J. Appl. Phys.*, 48 (2009) 05DC02.

[5-4] K. Kakushima, K. Tachi, M. Adachi, K. Okamoto, S. Sato, J. Song, T. Kawanago, P. Ahmet, K. Tsutsui, N. Sugii a, T. Hattori, H. Iwai, “Interface and electrical properties of La-silicate for direct contact of high-k with silicon”, *Solid-State Electronics* 54 (2010) 715–719.

[5-5] K. Kakushima, T. Koyanagi, K. Tachi, J. Song, P. Ahmet, K. Tsutsui, N. Sugii, T. Hattori, H. Iwai, "Characterization of flatband voltage roll-off and roll-up behavior in  $\text{La}_2\text{O}_3$ /silicate gate dielectric", *Solid-State Electronics*, Volume 54, Issue 7, Pages 720-723, (2010).

[5-6] Hirohisa Hirai and Koji Kita, "FTIR-ATR Study on Near-interface Structure of Thermal Oxides on 4H-SiC Substrates." *ECS Transactions*, 58 (7) 317-323 (2013).

[5-7] K. Kakushima, T. Seki, H. Wakabayashi, K. Tsutsui, H. Iwai, "Infrared spectroscopic analysis of reactively formed La-silicate interface layer at  $\text{La}_2\text{O}_3$ /Si substrates", *Vacuum*, Volume 140, , Pages 14-18, (2017)

[5-8] Y. Song, S. Dhar, L. C. Feldman, G. Chung, and J. R. Williams, "Modified Deal Grove model for the thermal oxidation of silicon carbide", *J. Appl. Phys.*, 95, 4953 (2004).

[5-9] M. Mamatrishat, M. Kouda, T. Kawanago, K. Kakushima, P. Ahmet, A. Aierken, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, H. Iwai, "Effect of Remote-Surface-Roughness Scattering on Electron Mobility in MOSFETs with High-k Dielectrics", *ECS Transactions*, 33 (3) 249-255 (2010).

[5-10] K. Kita, R. H. Kikuchi, and H. Hirai, "Understanding of growth kinetics of thermal oxides on 4H-SiC (0001) for control of MOS characteristics," *J. ECS Trans*, vol. 61(2), p. 135-142 (2014).

[5-11] H. Wong, H. Iwai, K. Kakushima, B. L. Yang, and P. K. Chu, “XPS Study of the Bonding Properties of Lanthanum Oxide/Silicon Interface with a Trace Amount of Nitrogen Incorporation”, *J. Electrochem. Soc.* 157(2), G49-G52, (2010).

[5-12] S. Stemmer, J.-P. Maria, and A. I. Kingon, “Structure and stability of  $\text{La}_2\text{O}_3$  layers on Si(001)”, *Appl. Phys. Lett.*, 79, pp. 102-104 (2001).

[5-13] T.Kawanago, T.Suzuki, Y.Lee, K.Kakushim, P.Ahmet, K.Tsutsui, A.Nishiyam, N.Sugii, K.Natori, T.Hattori, and H.Iwai, “Compensation of oxygen defects in La-silicate gate dielectrics for improving effective mobility in high-k/metal gate MOSFET using oxygen annealing process”, *Solid-State Electron.*, 68, pp. 68-72 (2012).

[5-14] S. D. Kosowsky and P. S. Pershan, “Evidence of annealing effects on a high-density Si/SiO<sub>2</sub> interfacial layer”, *Appl. Phys. Lett.*, 70, pp. 3119-3121 (1997).

# **Chapter 6 Gate dielectrics of ALD-SiO<sub>2</sub> with La-silicate interface layer**

## **6.1 Introduction**

## **6.2 Interface properties of capacitor with La-silicate**

## **6.3 Extraction of border trap for capacitor with La-silicate**

## **6.4 Summary of chapter 6**

## **6.5 Reference**

## 6.1 Introduction

For ALD-SiO<sub>2</sub> using TDMAS as a precursor material, a high concentration of residual carbon atoms was detected in the deposited SiO<sub>2</sub> layer [6-1]. Since carbon residue in the SiO<sub>2</sub> layer may cause reliability problem and degradation of electrical properties, the elimination of residual carbon becomes a key for application of ALD-SiO<sub>2</sub> gate dielectric on SiC power devices. In chapter 4, the method using PMA treatment for carbon residue reduction and one order of carbon concentration reduction has been found for the sample with PMA treatment. For more electrical properties improvement, further elimination of carbon trap is necessary.


In this chapter, the electrical properties of SiC MOS-capacitor with lanthanum silicate interface layer has been evaluated, and the chemical composition of gate dielectric has been investigated by multiple physics methods. A simulation model has been used for extraction of border trap density in gate dielectrics for SiC capacitor with La-silicate interface layer.

## 6.2 Interface properties of a capacitor with La-silicate

A SiC capacitor with 2 nm thick La-silicate IL has been fabricated for electrical properties investigation. A 2-nm-thick La<sub>2</sub>O<sub>3</sub> layer was deposited by electron beam evaporation. Then, a 50-nm-thick SiO<sub>2</sub> layer was deposited by ALD process. After the ALD process, the sample was post-deposition-annealed (PDA) in O<sub>2</sub> ambient at 900°C for 30 min. La-silicate IL is formed by interface reaction between the La<sub>2</sub>O<sub>3</sub> and the SiO<sub>2</sub> layers during the PDA process [6-2].

The cross-sectional TEM image of the capacitor with the La-silicate IL is shown in fig. 6.2.2, where a uniform 2-nm-thick amorphous IL can be observed. No interface SiO<sub>2</sub> has

been formed between La-silicate and SiC substrate indicating the oxidation of SiC has been suppressed successfully. The uniformity of La-silicate has also demonstrated that agglomeration of La-silicate was eliminated by SiO<sub>2</sub> capped annealing.



*Figure 6.2.2 (a) Cross-sectional TEM image of the capacitor with La-silicate IL. 2-nm-thick La-silicate IL is formed directly on the 4H-SiC surface. (b) The magnified area at SiC/La-silicate/SiO<sub>2</sub> interface.*

Figure 6.2.3 shows the electron energy loss spectroscopy (EELS) analysis of the interface layer which is considered to be La-silicate. The peak of Si at 118 eV, O at 550 eV, 560 eV and La at 837 eV, 858 eV has appeared in the spectra, and the semi-quantitative analysis by EELS also revealed an atomic composition of the IL layer to be roughly La:Si:O=3:1:6, which indicates the formation of La-silicate has been achieved by SiO<sub>2</sub> capping annealing of La<sub>2</sub>O<sub>3</sub> on SiC substrate.




Figure 6.2.3 (a) EELS analysis for La-silicate layer (b) magnified spectra showing La and O peak of EELS (point 1 in figure 6.2.2 (b))

Fig 6.2.4 shows the C-V characteristic of SiC-MOS capacitor with and without 2 nm of the La-silicate interface layer, respectively. For a sample with the lanthanum silicate interface layer, a slightly positive shift away from the ideal C-V direction indicates that little increase of the negatively charged fixed defects in the gate dielectric and/or at the dielectric/SiC interface. However, compared to sample with the single SiO<sub>2</sub> gate dielectric, the slopes of the C-V curves become steeper for SiC capacitor with lanthanum silicate layer, so a reduction in the  $D_{it}$  can be expected. Terman method [6-3] revealed  $D_{it}$  reduction from  $3.4 \times 10^{12} \text{ cm}^{-2}/\text{eV}$  to  $1.6 \times 10^{12} \text{ cm}^{-2}/\text{eV}$  at 0.24 eV away from the 4H-SiC conduction band edge ( $E_C$ ) with the La-silicate IL. However, due to the detection accuracy limit of the Terman method, quantitative analysis is required to extract the  $D_{it}$  [6-4]. In addition, the frequency dispersion of C-V characteristic is smaller for the sample with La-silicate layer, which could be attributed to the reduction of border trap in SiO<sub>2</sub> gate dielectric [6-5].




Figure 6.2.4 C-V characteristics of the samples (a) with ALD-SiO<sub>2</sub> gate dielectric only (b) with lanthanum silicate interface gate dielectric.




Figure 6.2.5  $G_p/\omega$  spectra of MOS capacitors fabricated (a) with and (b) without La-silicate IL.

For further electrical properties investigation, conductance method has been used for interface state density extraction. Figure 6.2.5 (a) and 6.2.5 (b) revealed the frequency dependency of  $G_p/\omega$  for the sample with and without a La-silicate layer, respectively. Although the maxim value of  $G_p/\omega$  is larger for the sample with La-silicate layer,

However, narrower spectra with smaller full-width half-maximum (FWHM) can be observed with the La-silicate IL. Moreover, the asymmetrical shape in the spectra strongly suggests a steep change in the  $D_{it}$  within the bandgap due to the surface potential fluctuation [6-6]. Therefore, detailed characterization is needed to understand the interface properties. Numerical curve fitting to the obtained  $G_p/\omega$  spectra based on continuum distribution of interface states [6-7, 6-8]. Indeed, accounting for the surface potential fluctuation with a standard deviation ( $\sigma_s$ ) was also shown in the fig 6.2.6 (a) revealed that smaller surface potential deviation has been achieved for the sample with La-silicate interface layer. Generally, a high  $\sigma_s$  indicates the presence of a large amount of  $Q_{fix}$  or  $D_{it}$  at the interface [6-6]. Furthermore,  $\sigma_s$  is also influenced by the dielectric constants of semiconductor and dielectric [6-6]. A simple formula based on solving an electrostatic problem of a point charge at the interface between a semiconductor and a dielectric indicates that  $\sigma_s$  is proportional to  $(\epsilon_s + \epsilon_{ox})^{-1}$ , where  $\epsilon_s$  and  $\epsilon_{ox}$  are the dielectric constants of the semiconductor and the dielectric, respectively [6-6]. Assuming a dielectric constant of the La-silicate to be 8 [4-4], the  $\sigma_s$  of the MOS capacitor without the La-silicate IL should present a higher value by a factor of 1.3 compared to the one with the La-silicate IL. As the  $\sigma_s$  values revealed more than the contrast in the dielectric constants, one can conclude that the La-silicate IL can reduce the  $Q_{fix}$  or  $D_{it}$  at the interface. The  $D_{it}$  showed only a slight reduction from  $8.5 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  to  $7.4 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  at 0.24 eV from  $E_C$  with the La-silicate IL, as shown in fig 6.2.6 (b). Therefore, the reduction in  $\sigma_s$  can be mainly due to the reduction of  $Q_{fix}$  at the interface. An increasing trend in the  $\sigma_s$  toward the  $E_C$  of the 4H-SiC strongly suggests the interface states are mainly acceptors, in other words, positively charged when emptied [6-9]. Also, the  $D_{it}$  distribution shows increasing trend toward the  $E_C$  for both MOS capacitors, which is the common trend for

SiO<sub>2</sub>/4H-SiC interfaces [6-10]. With these analyses, the origin of the positive shift in the  $C$ - $V$  curves might be the negative charges reside in the bulk SiO<sub>2</sub> layer.




Figure 6.2.6 Distribution of (a) Extracted  $\sigma_s$  normalized by thermal energy and (b)  $D_{it}$  with and without La-silicate IL in the bandgap.

### 6.3 Extraction of border trap for a capacitor with La-silicate

The distribution of the oxide traps near the interface was extracted based on the model presented in refs. [6-3] and [6-11]. Assuming traps located at a position  $x$  from the SiC surface, the intrinsic oxide capacitance ( $C_{ox}$ ) can be divided into  $C_1$  and  $C_2$ , as shown in fig. 6.3.1. The  $C_{ot}$  and  $G_{ot}$ , also shown in the small-signal equivalent circuit, the conductance of the traps at the position  $x$  coupled to the SiC surface, respectively. The sheet density of traps at the position  $x$  can be derived from  $D_{ot} = qC_{ot}$  relationship. Therefore, the trap distribution,  $N_{ot}(x)$ , in the gate dielectrics can be obtained by taking the differential of the  $D_{ot}(x)$ . The time constant  $\tau_{ot}$ , which is the product of  $C_{ot}$  and  $G_{ot}$ , reflects the average time to empty and to capture electrons. As electrons are captured

based on tunneling probability,  $\tau_{ot}$  is exponentially proportional to the distance from the SiC surface and can be expressed as [6-12]

$$\tau_t = \tau_0 \exp(2\kappa x). \quad (6.1)$$

Here,  $\tau_0$  is the pre-exponential factor determined by  $(\sigma_n v_{th} n_s)^{-1}$ , where  $\sigma_n$ ,  $v_{th}$  and  $n_s$  are the electron capture cross section of the traps, thermal velocity and the density of electrons, respectively.  $\kappa$  is the attenuation coefficient of the electron wave function tunneling process. A simple estimation of the  $\kappa$  can be expressed as

$$\kappa = \frac{\sqrt{2m^* \phi_B}}{\hbar}, \quad (6.2)$$

where  $m^*$  and  $\phi_B$  and  $\hbar$  are the electron mass of the gate dielectric band offset at the interface, and reduced Plank's constant, respectively [6-12]. Under accumulation condition,  $n_s$  can be approximated as the effective density of state (DOS) in the conduction band of the 4H-SiC. By using  $m^*=0.55m_0$  and  $\phi_B=2.7$  eV with  $\sigma=10^{-18}$  cm<sup>2</sup>,  $\tau_0$  and  $\kappa$  can be calculated as  $3 \times 10^{-9}$  s and  $2.5$  nm<sup>-1</sup>, respectively [6-12, 6-13, 6-14]. With these parameters, traps located at 1.2 nm away from the SiC surface can be probed at a frequency of 1 MHz, where those at 2.5 nm can be probed at 1 kHz signal.

Figure 6.3.1 (a) and 6.3.1 (b) show the fitting results to the capacitance ( $C_m$ ) and the conductance ( $G_m$ ) values measured from 1 kHz to 1 MHz respectively. The extracted  $N_{ot}$  is shown in fig. 6.3.2. Although a slight reduction in the  $N_{ot}$  can be observed with the IL insertion,  $N_{ot}$  over  $10^{20}$  cm<sup>-3</sup> is estimated for both samples in the range of  $1.5\text{nm} < x < 2.0\text{nm}$ .




Figure 6.3.1 (a) Frequency dependent capacitance ( $C_m$ ) values (b) Frequency dependent conductance ( $G_m$ ) values of the MOS capacitors.




Figure 6.3.2 Extracted  $N_{ot}$  of the MOS capacitors.

However, a lower value was obtained near the gate dielectric/SiC interface for a capacitor with the La-silicate interface layer insertion. Moreover, a lower  $N_{ot}$  is also obtained at a distance more than 2 nm with the La-silicate sample. Since the boundary of La-silicate and ALD-SiO<sub>2</sub> is about 1.5-2 nm from the gate dielectrics/SiC interface, we could

conclude that a reduction of  $N_{ot}$  of two magnitude for SiO<sub>2</sub> adjacent to the interface has been achieved with La-silicate IL insertion. Since La<sub>2</sub>O<sub>3</sub> has been demonstrated can effectively reduce the residual C concentration in ALD-SiO<sub>2</sub> by annealing, the obtained improvements in the  $C-V$  characteristics may be due to the reduction in the C impurity concentration.

It is necessary to mention that the concentration of radical oxygen decade exponentially in the dielectric film [3-1]. For SiC MOS capacitor with the La-silicate interface layer, the residual C at the top of the SiO<sub>2</sub> layer near the gate electrode may hard to be removed. This kind of residual C at the oxide layer near gate electrode can become the origin of fixed charge, which may shift the threshold voltage of SiC MOSFET.

Besides, the EELS analysis of the ALD-SiO<sub>2</sub> layer 2 nm (point 2 in fig. 6.2.2(b)) and 19 nm (point 3 in fig. 6.2.2 (b)) away from the La-silicate layer revealed the presence of La atoms with atomic concentrations of roughly 0.5 % and 0.2 %, respectively. The La atoms presence in ALD-SiO<sub>2</sub> may reduce the electron trap site in ALD-SiO<sub>2</sub> [5-13, 5-14]. The reduction in the C concentration and the incorporation of La atoms may be the origin of the obtained improvements in the electrical characteristic with La-silicate IL.

## 6.4 Summary of chapter 6

In this chapter, The effect of La-silicate IL on the electrical characteristics SiC MOS capacitors with ALD-SiO<sub>2</sub> gate dielectrics have been investigated. Conductance method revealed improvement in the  $D_{it}$  and the reduction in the surface potential fluctuation with the La-silicate IL. Moreover, two orders of magnitude reduction in the  $N_{ot}$  in the ALD-SiO<sub>2</sub> layer adjacent to the La-silicate IL was confirmed. Since the physical analysis of

ALD-SiO<sub>2</sub> revealed the reduction of residual C by La<sub>2</sub>O<sub>3</sub> capped annealing. Also, the incorporation of La atoms in the SiO<sub>2</sub> layer adjacent to the La-silicate IL. The origin of the improvements with La-silicate IL may be attributed to these contributions.

## 6.8 Reference

[6-1] M. L. O'Neill, Heather R. Bowen, Agnes Derecskei-Kovacs, Kirk S. Cuthill, Bing Han, and Manchao Xiao, "Impact of Aminosilane Precursor Structure on Silicon Oxides by Atomic Layer Deposition", The Electrochemical Society, Interface, Winter, p.33 (2011).

[6-2] S. Stemmer, J.-P. Maria, and A. I. Kingon, "Structure and stability of La<sub>2</sub>O<sub>3</sub> layers on Si(001)", Appl. Phys. Lett., 79, pp. 102-104 (2001).

[6-3] L.M.Terman, "An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes", Solid-State Electronics, 5, pp. 285-299 (1961).

[6-4] Hui-feng Li, Sima Dimitrijevic, H. Barry Harrison, and Denis Sweatman, "Interfacial characteristics of N<sub>2</sub>O and NO nitrided SiO<sub>2</sub> grown on SiC by rapid thermal processing", Appl. Phys. Lett., 70, 2028 (1997).

[6-5] Han-Ping Chen, Yu Yuan, Bo Yu, Jaesoo Ahn, Paul C. McIntyre, Peter M. Asbeck, Mark J. W. Rodwell, IEEE, and Yuan Taur, "Interface-State Modeling of Al<sub>2</sub>O<sub>3</sub>-InGaAs MOS From Depletion to Inversion", IEEE Trans. on Electron Dev., 59, pp. 2100-2106 (2012).

[6-6] J. R. Brews, “Surface Potential Fluctuations Generated by Interface Charge Inhomogeneities in MOS Devices”, *Appl. Phys. Lett.*, 43, 2306 (1972).

[6-7] E. H. Nicollian, and A. Goetzberger, “The Si-SiO<sub>2</sub> Interface - Electrical Properties as Determined by the Metal-Insulator-Silicon Conductance Technique”, *Bell Syst. Tech. J.*, 46, pp. 1055-1133 (1967).

[6-8] M. Schulz, “Interface states at the SiO<sub>2</sub>-Si interface”, *Surf. Sci.*, 132, pp. 422-455 (1983).

[6-9] E. H. Nicollian, J. R. Brews, “MOS (Metal Oxide Semiconductor) Physics and Technology”, Wiley-Interscience Chapter 7, pp. 309 (2002).

[6-10] Nozomi Yoshida, Eiji Waki, Manabu Arai, Kimiyoshi Yamasaki, Jae-Hoon Han, Mitsuru Takenaka, Shinichi Takagi, “Extraction of interface state density at SiO<sub>2</sub>/SiC interfaces based on impedance measurements with different temperatures”, *Thin Solid Films*, 557, pp. 237–240 (2014).

[6-11] C. Dou, D. Lin, A. Vais, T. Ivanov, H. Chen, K. Martens, K. Kakushima, H. Iwai, Y. Taur, A. Thean, G. Groeseneken, “Determination of energy and spatial distribution of oxide border traps in In<sub>0.53</sub>Ga<sub>0.47</sub>As MOS capacitors from capacitance–voltage characteristics measured at various temperatures”, *Microelectronics Reliability*, 54, pp. 764-754 (2014).

[6-12] F.P. Heiman and G. Warfield, "The effects of oxide traps on the MOS capacitance", IEEE Trans. Electron Dev., 12, pp. 167-178 (1965).

[6-13] S.-H. Lo, Member, D. A. Buchanan, Y. Taur, and W. Wang, "Quantum-Mechanical Modeling of Electron Tunneling Current from the Inversion Layer of Ultra-Thin-Oxide nMOSFET's", IEEE Electron Dev. Lett., 18, pp. 209-211 (1997).

[6-14] V. V. Afanas'ev, M. Bassler, G. Pensl, and M. J. Schulz, "Band offsets and electronic structure of SiC/SiO<sub>2</sub> interfaces", J. Appl. Phys., 79, pp. 3108-3114 (1996).

# **Chapter 7. Electrical properties of SiC-MOS structure with thin ALD-SiO<sub>2</sub>/ La-silicate interface layer**

## **7.1 Introduction**

## **7.2 Approaches for further electrical properties improvement with La-silicate layer**

## **7.3 Interface properties improvement by ALD-SiO<sub>2</sub>/La-silicate IL**

## **7.4 Effect of PMA treatment with ALD-SiO<sub>2</sub>/La-silicate IL**


## **7.5 MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL**

## **7.6 Summary of chapter 7**

## **7.7 Reference**

## 7.1 Introduction

Interface properties improvement of gate dielectric/SiC is a key point for achieving high-performance SiC power devices. Many research group has reported that the severe degrade channel mobility of SiC MOSFET is due to high density of interface electron traps close to the conduction band edge [1-11, 1-12, 7-1]. A big portion of these electron traps are considered to be oxide traps  $N_{ot}$  in the gate dielectrics near the SiC interface [7-2, 7-3, 7-4]. Passivation of this kind of high density of  $N_{ot}$  is critical for electrical properties enhancement of gate dielectrics for SiC MOS devices.



*Fig 7.1.1 the schematic structure of ALD-SiO<sub>2</sub>/La-silicate/IL SiO<sub>2</sub> gate dielectrics on SiC substrate before and after annealing.*

In order to achieve interface passivation of ALD-SiO<sub>2</sub> gate dielectrics, a stacked structure of ALD-SiO<sub>2</sub>/La-silicate/ALD-SiO<sub>2</sub> IL stacked gate dielectrics for SiC MOS devices has been proposed and investigated. Figure 7.1.1 shows the schematic structure of the stacked gate dielectrics layer before and after annealing. As we have discussed in chapter 5, La-silicate has the ability to generate radical oxygen that reduce the residual carbon atom in ALD-SiO<sub>2</sub>, which result in dramatic reduction of oxide traps in ALD-SiO<sub>2</sub> layer. With the insertion of IL ALD-SiO<sub>2</sub> layer, during thermal annealing the oxide trap

in the IL can be effectively reduced with the incorporation of  $\text{La}_2\text{O}_3$  generation of radical oxygen to reduce carbon-related defects. Thus the  $N_{it}$  can be reduced due to the reduction of  $N_{ot}$  near the interface.


On the other side, most high-k materials show the small value of band-gap, and the band-gap width of an insulator decreases with increasing dielectric constant, leading to a low band offset at the interfaces of SiC with the high-k material. As a result of insufficient barrier height, a large leakage current can be expected [7-5]. In order to suppress leakage currents of SiC devices using high-k gate dielectrics, a thin film of  $\text{SiO}_2$  can be introduced as a buffer layer between SiC and high-k dielectric with higher band-offset [7-6, 7-7, 7-8, 7-9]. Since the band offset of  $\text{SiO}_2$  film on SiC surfaces is about 2.7 eV to 2.8 eV on the 4H-SiC substrate [7-10], the suppression of leakage current can be achieved with high-k layer/ $\text{SiO}_2$ /SiC structure. For La-silicate, insertion of the  $\text{SiO}_2$  thin film is still a useful method for preventing the leakage current.

In this chapter, further electrical properties improvement by using  $\text{SiO}_2$ /La-silicate interface structure has been illustrated. Both SiC capacitor and MOSFET with  $\text{SiO}_2$ /La-silicate interface has been fabricated and investigated. Formation of uniform La-silicate layer has been demonstrated by TEM image. And higher electrical mobility has been achieved with  $\text{SiO}_2$ /La-silicate interface structure, compared with SiC-MOSFET using ALD- $\text{SiO}_2$  only.

## **7.2 Approaches for further electrical properties improvement with La-silicate layer**

In chapter 5, SiC MOS-capacitors with a La-silicate IL were investigated. Compared with SiC capacitors with  $\text{SiO}_2$  dielectrics, both  $N_{ot}$  and  $D_{it}$  reduction were achieved.

However, the  $V_{fb}$  and  $V_{hys}$  of SiC capacitor with La-silicate are still relatively high (2.48V and 0.32V, respectively). The high  $V_{fb}$  can be attributed to large oxide trap density in the ALD-SiO<sub>2</sub> film, which is considered to be related to insufficient diminution of residual C in gate dielectrics. For further electrical properties improvement, the elimination of C in gate dielectrics. In chapter 5.2, we have demonstrated that PDA treatment is an effective method for reducing the bulk trap in ALD-SiO<sub>2</sub> layer. Also La-silicate is considered to be effective to reduce residual C atoms by generating radical oxygen to enhance the reaction with C atom. Therefore with a thicker La<sub>2</sub>O<sub>3</sub> layer, more radical oxygen can be generated and thus reaction with residual C in gate dielectrics can be enhanced, as illustrated in figure 7.2.1.



*Fig 7.2.1 Illustration of radical oxygen generation enhancement by thicker La<sub>2</sub>O<sub>3</sub>*

To elucidate the effect of PDA treatment in higher temperature and with the thicker La-silicate interface layer, SiC capacitors having a La-silicate interface layer with a thickness ranging from 2-10 nm has been fabricated and was annealing in O<sub>2</sub> ambient at 1100°C

after gate dielectric deposition. Figure 7.2.2 shows the electrical properties of SiC capacitor with deposition of  $\text{La}_2\text{O}_3$  layer 2 nm, 4 nm, and 10 nm, respectively. For contrast, a capacitor with  $\text{SiO}_2$  gate dielectric only has also been fabricated and investigated. As shown in the figure 7.2.2 (a), with increasing thickness of La-silicate interface layer, the flat-band voltage of SiC capacitor shift to the negative direction, which indicated the reduction of bulk trap density in gate dielectrics. The equivalent oxide thickness (EOT) has been confirmed to increase with the insertion of La-silicate layer, which should be attributed to the enhanced oxidation by radical oxygen generated from  $\text{La}_2\text{O}_3$  layer during annealing. The increase of EOT for SiC capacitor with 2nm, 4nm, and 10nm  $\text{La}_2\text{O}_3$  layer is 8.0 nm, 3.6 nm and 2.1 nm, respectively.





Fig 7.2.2 Electrical properties of SiC capacitor with different thickness of La-silicate layer (a) C-V characteristics (b) flat-band voltage (c) hysteresis voltage

Figure 7.2.3 shows the TEM cross-sectional image of SiC capacitor with 2 nm  $\text{La}_2\text{O}_3$  interface layer after annealing. As shown in the figure, the formed La-silicate, intermittently appeared with the dark region and bright region, is crystallized. The thermally formed  $\text{SiO}_2$  under La-silicate layer showed a thickness fluctuation from 4-7 nm. The bright region of La-silicate upon the hollow of SiC surface is considered to be formed with thermally grown  $\text{SiO}_2$ . Since the oxidation rate of SiC varies largely with a crystalline face, the  $\text{SiO}_2$  grown much rapidly upon the hollow of SiC surface, which result in forming La-silicate with low Si concentration. This kind of oxidation fluctuation and uneven gate dielectric layers may cause local electric field accumulation and degrade the electron mobility by Coulomb scattering from dielectrics layer of SiC MOS-devices. The reduction of EOT by  $\text{La}_2\text{O}_3$  layer thickness increase is considered to be related with  $\text{La}_2\text{O}_3$  reaction with thermal grown  $\text{SiO}_2$  during the annealing.  $\text{La}_2\text{O}_3$  has been reported to react with  $\text{SiO}_2$  upon  $800^\circ\text{C}$  [5-12]. With less La-silicate at the interface, the consumption of  $\text{SiO}_2$  formed by thermal grown is smaller and more interface  $\text{SiO}_2$  remained after annealing. Figure 7.2.2 (c) shows the hysteresis voltage of capacitor with different thickness of La-silicate. A reduction of hysteresis has also been found with the thicker La-silicate interface layer, which should be attributed to the reduction of border trap at the near-interface. However, all the SiC capacitor with La-silicate interface layer shows larger flat-band voltage and hysteresis voltage compared with the capacitor of  $\text{SiO}_2$  gate dielectric, which means that both the bulk trap and border trap of gate dielectrics have been increased with La-silicate layer insertion. This kind of electrical properties degradation can be attributed to the growth of interface  $\text{SiO}_2$  by annealing in  $\text{O}_2$  ambient. According to figure 4.3.1, annealing at low temperature will trigger the reaction of SiC with oxygen to form C residue. So the thermal grown  $\text{SiO}_2$  at  $1100^\circ\text{C}$  may contribute to

the generation of the high density of C atom at the interface, which may degrade the interface properties and thus increase the bulk trap and border trap density. Although PDA treatment can significantly improve the electrical properties of ALD-SiO<sub>2</sub> by reducing C related defects. The performance of capacitor using ALD-SiO<sub>2</sub> with La-silicate interface layer was degraded by the generation of interface properties of thermal grown SiO<sub>2</sub> ones.



*Fig 7.2.3 TEM cross-sectional image of SiC capacitor with 2 nm La-silicate interface layer after annealing at 1100°C.*

### **7.3 Interface properties improvement by ALD-SiO<sub>2</sub>/La-silicate IL**

In chapter 6, the electrical properties of SiC capacitor with different thickness of La-silicate interface layer has been investigated. The generation of low properties thermal grown SiO<sub>2</sub> interface layer becomes a problem for SiC capacitor with La-silicate gate dielectric layer. For suppressing of thermal grown SiO<sub>2</sub> layer formation, An ALD-SiO<sub>2</sub> interface layer was introduced between SiC substrate and La<sub>2</sub>O<sub>3</sub> dielectric layer. By

insertion of deposited SiO<sub>2</sub> layer bellow La<sub>2</sub>O<sub>3</sub> layer, the diffusion of both oxygen and radical oxygen to SiC surface can suppress during annealing, and thus reduce the oxidation of SiC substrate. Since La<sub>2</sub>O<sub>3</sub> can react with SiO<sub>2</sub>, a uniform La-silicate formation can be expected even at low temperature.





Fig 7.3.1 (a)  $C-V$  curves of SiC capacitor with different thickness of interface SiO<sub>2</sub> layer (b) Interface ALD-SiO<sub>2</sub> thickness dependency on hysteresis (c) Interface ALD-SiO<sub>2</sub> thickness dependency on  $V_{fb}$ .

To investigate the modification effect of interface SiO<sub>2</sub> (IL-SiO<sub>2</sub>) gate dielectric, SiC capacitor with different thickness of IL-SiO<sub>2</sub> has been fabricated and investigated. Figure 7.3.1 shows the electrical properties of SiC capacitor with an IL-SiO<sub>2</sub> thickness ranging from 0-8nm. For contrast, a capacitor with SiO<sub>2</sub> gate dielectric only has also been fabricated. Figure 7.3.1 (a) shows the C-V characteristics of the sample with a different thickness of IL-SiO<sub>2</sub>, with an increase of IL-SiO<sub>2</sub> thickness, it is clear that C-V curve shift to the negative direction. The interface ALD-SiO<sub>2</sub> thickness dependency on flat-band voltage ( $V_{fb}$ ) and hysteresis is shown in fig. 7.3.1 (b) and fig 7.3.1 (c), respectively. By


increasing the thickness, a gradual recovery in both  $V_{fb}$  and hysteresis can be obtained and also, with the 8-nm-thick interface ALD-SiO<sub>2</sub> layer, the  $V_{fb}$  showed a value of 1.2V, almost very close to the ideal value (0.67V). And the hysteresis exhibited smaller value compared to the sample with a single ALD-SiO<sub>2</sub>. The reduction of  $V_{fb}$  and hysteresis indicate that bulk trap and border trap in gate dielectric has been successfully reducing with the insertion of the IL-ALD-SiO<sub>2</sub> layer.



*Fig. 7.3.2 (a) TEM image of La-silicate on an interface ALD-SiO<sub>2</sub> layer. (b) EELS spectra revealed the presence of La atoms in the interface ALD-SiO<sub>2</sub> layer.*

Cross-sectional transmission electron microscope (TEM) image of SiC/gate dielectric/electrode has also been analyzed for investigation of the morphology of gate dielectric stacked layer. Figure 7.3.2 (a) shows a sectional image of gate dielectric layer after annealing. La-silicate layer, with a thickness of 10nm, has been formed between ALD-SiO<sub>2</sub> gate dielectrics. Although formed La-silicate is crystallized since the annealing temperature is as high as 1100°C, a uniform layer of La-silicate has been formed and do not agglomerate on the top of ALD-SiO<sub>2</sub>. This should be attributed to the

insertion of ALD-SiO<sub>2</sub> layer. Since La-silicate formation is between La<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub>, which are both amorphous before annealing, a reaction without growth rate fluctuation at the whole layer can be expected. The interface SiO<sub>2</sub> layer thickness is about 5nm thick after the annealing, indicating that the interface SiO<sub>2</sub> has also reacted with La<sub>2</sub>O<sub>3</sub> to form a La-silicate layer. The presence of La atoms in the interface ALD-SiO<sub>2</sub> was confirmed by a small signal in the electron energy loss spectrum (EELS) of the interface ALD-SiO<sub>2</sub> layer. As illustrated in figure 7.3.2 (b). The presence of La atoms in the interface SiO<sub>2</sub> layer might be the key to improve the gate dielectric/SiC interface properties.



*Fig 7.3.3 bonding structure and illustration of moderation effect of La atom in the SiO<sub>2</sub> network (a) Si-O-Si bonding (b) La-O-Si bonding (c) La atom in SiO<sub>2</sub> network*

For the interface layer between La-silicate and SiC substrate surface, which is thermal growth by annealing, the little existence of La atom may have an effect to moderate the SiO<sub>2</sub> network [6-15]. Figure 7.3.3 shows the bonding structure and illustration of moderation effect of La atom in the SiO<sub>2</sub> network. For the SiO<sub>2</sub> network, the oxygen atom is fixed by the bridging bond between a silicon atom and an oxygen atom, after annealing, thermal stress may remain in the SiO<sub>2</sub> network and cause the creation of defects. However, the bond of La and oxygen are flexible the oxygen are non-bridging. In the SiO<sub>2</sub> network,

with the non-bridging bond introduced by La atom. The stress left by thermal treatment can be absorbed and the SiO<sub>2</sub> network can be modified.

#### **7.4 Effect of PMA treatment with ALD-SiO<sub>2</sub>/La-silicate IL**

With the insertion of interface ALD-SiO<sub>2</sub> layer between SiC substrate and La-silicate layer. The formation of low properties thermal grown SiO<sub>2</sub> has been reduced, also a uniform layer of La-silicate has been formed. However, with high-temperature annealing, it is inevitable to form SiO<sub>2</sub> by oxidation of SiC substrate and C residue in gate dielectric layer will increase, which may still degrade the electrical properties of SiC devices with the La-silicate layer. In order to achieve further elimination of carbon-related defects, PMA treatment is considered to be prominent to reduce the C residue at the interface and bulk of gate dielectrics layer. Since the oxygen source is W electrode, which means that the oxygen take part into the reaction is limited and at low concentration, according to the P(O<sub>2</sub>)-T phase diagram from fig. 5.3.1 the oxidation reaction product of SiC and oxygen will be CO gas and without new C residue generation at the interface. More than that, for SiC substrate with a La-silicate capping layer, furthermore modification effect can be achieved with generating radical oxygen by transferring oxygen into radical oxygen during the PMA treatment duration. Since oxidation of SiC surface is limited by the total amount of oxygen in W electrode layer and diffusion of oxygen in the gate dielectrics. The elimination of C residue can proceed without a new generation of C atom from the substrate surface and thus further electrical properties improvement can be achieved.

Figure 7.4.1 illustrates the C-V curve of SiC capacitor with SiO<sub>2</sub> gate dielectric only, with La-silicate and IL-SiO<sub>2</sub> interface and with La-silicate interface, respectively. All the sample are shown by C-V characteristics without PMA and with PMA treatment for 5000s

in each figure. With PMA treatment, all the sample shows a large flat-band voltage reduction and  $C$ - $V$  curve shift to the negative direction. For a sample with La-silicate interface only, a slight reduction of maximum capacitance reveals that EOT of the sample with the direct interface of La-silicate on SiC sub. has been increasing. But for the sample with  $\text{SiO}_2$  gate dielectric only and for the sample with ALD- $\text{SiO}_2$ /La-silicate IL, almost no EOT increase has been shown, which means that the suppression of SiC substrate oxidation has been successfully achieved with the existence of interface  $\text{SiO}_2$  layer. Also, it should be noticed that  $C$ - $V$  curve of SiC capacitor with ALD- $\text{SiO}_2$ /La-silicate IL shift a little bit larger to the negative direction, which should be attributed to the small value of flat-band voltage for the sample with ALD- $\text{SiO}_2$ /La-silicate IL. Also, it is clear that after PMA for 5000s, the hysteresis of  $C$ - $V$  curves was almost invisible, showing a significant reduction of border trap for samples with and without La-silicate. The  $C$ - $V$  curves for all the samples become steeper after PMA treatment for 5000s, which indicated a reduction of interface state density has been achieved.




Fig 7.4.1  $C$ - $V$  curves of SiC capacitors (a) with  $\text{SiO}_2$  gate dielectric only (b) with ALD- $\text{SiO}_2$ /La-silicate IL (c) with La-silicate interface layer.




Figure 7.4.2 PMA duration dependency for SiC capacitor of (a) flat-band voltage (b) hysteresis voltage.

Figure 7.4.2 shows the PMA duration dependency of flat-band and hysteresis voltage for the sample with SiO<sub>2</sub> gate dielectric only, with ALD-SiO<sub>2</sub>/La-silicate IL and with La-silicate interface, respectively. For a sample with the La-silicate interface layer, both hysteresis and flat-band voltage is showing bigger value than the sample having SiO<sub>2</sub> gate dielectric with and without PMA treatment. For the sample with ALD-SiO<sub>2</sub>/La-silicate IL, after PMA treatment, both the flat-band voltage and hysteresis are becoming smaller than that of SiC capacitor with SiO<sub>2</sub> gate dielectric only. The hysteresis has been reduced to 18mV, indicating a tremendous reduction of border traps. The flat-band voltage has also been reduced to 0.66V, which is almost ideal value for SiC capacitor with W electrode (ideal  $V_{fb}$ : 0.665V). The flat-band voltage shift to ideal value demonstrated that the further modification of electrical properties of ALD-SiO<sub>2</sub> has been achieved with ALD-SiO<sub>2</sub>/La-silicate interface layer. It should also be noticed that the reduction of hysteresis become very slow after PMA for 1000s. Considering the oxidation of SiC

substrate occurs during the whole annealing process. A small ratio of C might be generated by oxidation of SiC which sustained the residual C concentration at the interface with a low value. And this kind of carbon-related traps near the interface could be the origin of the hysteresis value sustain around 18 mV for the capacitor with La-silicate/IL-SiO<sub>2</sub>.

To investigate the interface properties of SiC capacitor with a different structure of gate dielectrics, conductance measurement has been conducted for each sample after annealing. Figure 7.4.3 illustrate the  $G_p/\omega$  spectra at a surface potential of -0.05 eV for capacitors with a single ALD-SiO<sub>2</sub> layer, with ALD-SiO<sub>2</sub>/La-silicate IL and with La-silicate interface layer only, respectively. Compared with  $G_p/\omega$  spectra for samples without PMA treatment, the peak value of  $G_p/\omega$  curves reduced after PMA treatment. For a sample with La-silicate interface layer, the value of  $G_p/\omega$  increased after PMA for 5000s, which is considered to be related to generation of low properties SiO<sub>2</sub> by oxidation of SiC substrate. For SiC capacitor with IL SiO<sub>2</sub>/La-silicate, the maximum value of  $G_p/\omega$  reduced gradually with PMA duration increased. A  $D_{it}$  value of  $2.6 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  has been achieved for SiC capacitor with ALD-SiO<sub>2</sub>/La-silicate IL after PMA treatment for 5000s, which is comparatively nice for deposited gate dielectrics on 4H-SiC.

Figure 7.4.4 shows the comparison of  $D_{it}$  for the 4H-SiC capacitor with ALD-SiO<sub>2</sub>/La-silicate IL in this study and other deposited gate dielectrics from reported data. [7-11, 7-12, 1-38, 1-26]. As shown in the figure, SiC capacitor with ALD-SiO<sub>2</sub>/La-silicate IL in this study shows minimum  $D_{it}$  value compared with other deposition dielectrics. The low value of  $D_{it}$  indicates that the interface properties have been improved significantly with a combination of using IL SiO<sub>2</sub>/La-silicate gate dielectrics structure and PMA treatment method.




Figure 7.4.3  $G_p/\omega$  curves of capacitors with (a) single ALD-SiO<sub>2</sub> layer and (b) a La-silicate on an 8-nm-thick interface ALD-SiO<sub>2</sub> layer (c) La-silicate interface layer.




Figure 7.4.4  $D_{it}$  of 4H-SiC capacitor with deposited gate dielectrics, from reported data of this study, CVD-Al<sub>2</sub>O<sub>3</sub> [7-11], ALON [7-12], ALD-SiO<sub>2</sub> (APTES)[1-39], LaSiO&NO<sub>x</sub> [1-26]

## 7.5 MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL

Figure 7.5.1 (a) shows the  $I_d$ - $V_d$  characteristic of SiC-MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL. The drain current ( $I_d$ ) curve increase with the gate voltage ( $V_g$ ), and shows a parabola relationship with a drain voltage ( $V_{ds}$ ), which indicted the MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL are functioning normally. For comparison, under low drain voltage condition,  $I_d$ - $V_g$  characteristic of SiC-MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL and with La-silicate interface only has been shown in fig. 7.5.1 (b). The drain current was increased more than 1 time for MOSFET with interface SiO<sub>2</sub> compared for the sample with La-silicate interface only, which should be attributed to the increase of mobility of MOSFET channel by insertion of ALD-SiO<sub>2</sub> interface. Also, the hysteresis for drain current becoming smaller for the sample with the SiO<sub>2</sub> interface, indicating a reduction of border trap of gate dielectrics.




Figure 7.5.1 (a)  $I_d$ - $V_d$  characteristics for the sample with IL-SiO<sub>2</sub>/La-silicate (b)  $I_d$ - $V_g$  characteristics at low drain voltage condition for the sample with IL-SiO<sub>2</sub> and with La-silicate only




Figure 7.5.2 The field effect electron mobility of SiC-MOSFET (a) with SiO<sub>2</sub> only (b) with IL-SiO<sub>2</sub>/La-silicate (c) with La-silicate interface




Figure 7.5.3 The relationship of  $D_{it}$  with mobility by different interface passivation method.

The electron mobility of SiC MOSFET with SiO<sub>2</sub> gate dielectric, and that with La-silicate/ALD-SiO<sub>2</sub> IL and also with La-silicate interface are investigated and the result is

shown in figure 7.5.2. For SiC MOSFET with SiO<sub>2</sub> gate dielectric only, an electron mobility of 14 cm<sup>2</sup>/Vs has been achieved with PMA for 5000s, which is superior to most of SiC MOSFET using thermal grown SiO<sub>2</sub>. For SiC MOSFET with La-silicate interface layer, as shown in fig. 7.5.2. (c), the mobility has been degraded to 6.5 cm<sup>2</sup>/Vs, which should due to over-oxidation of SiC substrate. Since the quality of thermal formed SiO<sub>2</sub> is lower than that of ALD-SiO<sub>2</sub>, a degradation of mobility can be expected by the introduction of low properties interface layer. Compared with the SiC MOSFET with La-silicate interface layer, SiC-MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL shows the highest electron mobility compared among the samples with SiO<sub>2</sub> and with La-silicate layers. A peak value of 16.3 cm<sup>2</sup>/Vs has been achieved by the introduction of ALD-SiO<sub>2</sub>/La-silicate IL structure. In contrast with SiC MOSFET with SiO<sub>2</sub> gate dielectric only, about 20% mobility improvement has been gained. Since PMA treatment has been proved to be capable for reduction of C residue density in gate dielectric layer, and La-silicate can magnify the elimination effect by generation of radical oxygen during the annealing, the further electrical properties improvement may can be attributed to the further reduction of carbon-related defects in the bulk and the interface of gate dielectrics.

Figure 7.5.3 shows the relationship of interface state density with mobility by different interface passivation method [1-25, 1-27, 1-28, 1-29, 7-13]. The blue square point shows the mobility and  $D_{it}$  of this study. As shown in the figure, although mobility has been reduced to  $2.6 \times 10^{11}$  cm<sup>-2</sup>/eV and mobility is more than twice larger than thermally grown SiO<sub>2</sub> formed by dry or wet oxidation. The mobility is comparatively lower than that with NO<sub>x</sub> and PSG interface treatment. The further improvement by combination with other method is introduced in section 8.2.

## 7.6 Summary of chapter 7

In this chapter, the SiC capacitor and MOSFET with interface SiO<sub>2</sub>/La-silicate layer has been discussed. For gate dielectrics with La-silicate interface, the generation of SiO<sub>2</sub> by enhanced oxidation of SiC substrate degraded the electrical properties by the poor quality of thermal grown SiO<sub>2</sub>. By introducing an interface layer of SiO<sub>2</sub> between SiC substrate and La-silicate layer, the oxidation of SiC substrate has been suppressed significantly. Also, with the generation of radical oxygen to enhance the elimination of C residue in gate dielectrics by La-silicate, further electrical properties improvement has been achieved with a combination of PMA treatment and introducing of La-silicate layer. Finally, the electron mobility of 16.3 cm<sup>2</sup>/Vs for SiC MOSFET with ALD-SiO<sub>2</sub>/La-silicate IL layer has been achieved, which is superior to SiC MOSFET with ALD-SiO<sub>2</sub> gate dielectric only.

## 7.7 Reference

- [7-1] V. V. Afanas'ev, A. Stesmans, F. Ciobanu, G. Pensl, K. Y. Cheong, and S. Dimitrijević, "Mechanisms responsible for improvement of interface properties by nitridation", *Appl. Phys. Lett.* 82, 568 (2003).
- [7-2] S. Dhar, Y. W. Song, L. C. Feldman, T. Isaacs-Smith, C. C. Tin, J. R. Williams, G. Chung, T. Nishimura, D. Starodub, T. Gustafsson, and E. Garfunkel, "Effect of nitric oxide annealing on the interface trap density near the conduction bandedge of 4H-SiC at the oxide/(1120) 4H-SiC interface", *Appl. Phys. Lett.* 84, 1498 (2004)

[7-3] P. Jamet, S. Dimitrijevic, and P. Tanner, “Effects of nitridation in gate oxides grown on 4H-SiC”, *J. Appl. Phys.* 90, pp.5058 (2001)

[7-4] T.E.Rudenko, I.N.Osiyuk, I.P.Tyagulski, H.Ö.Ólafsson, and E.Ö.Sveinbjörnsson, “Interface trap properties of thermally oxidized n-type 4H-SiC and 6H-SiC”, *Solid-State Electron.*,49, pp.545–553, (2005).

[7-5] J. Robertson, “Band offsets of high dielectric constant gate oxides on silicon”, *J. Non-Cryst. Solids*, 303, pp. 94–100 (2002).

[7-6] Chia-Ming Hsu and Jenn-Gwo Hwu, “Improvement of Electrical Performance of HfO<sub>2</sub>/SiO<sub>2</sub>/4H-SiC Structure with Thin SiO<sub>2</sub>”, *ECS J. Solid State SC*, 2 (8) N3072-N3078 (2013).

[7-7] V. V. Afanas'ev and A. Stesmans, “HfO<sub>2</sub>-based insulating stacks on 4H-SiC(0001)”, *Appl. Phys. Lett.*, Vol. 82, No. 6, 10 February (2003).

[7-8] Jeong Hyun Moon, Kuan Yew Cheong, Dail Eom, Ho Keun Song, Jeong Hyuk Yim, Jong Ho Lee, Hoon Joo Na, Wook Bahng, Nam-Kyun Kim and Hyeong Joon Kim, “Electrical Properties of Atomic-Layer-Deposited La<sub>2</sub>O<sub>3</sub>/Thermal-Nitrided SiO<sub>2</sub> Stacking Dielectric on 4H-SiC(0001)”, *Mater. Sci. Forum* 556–557, 643, (2007).

[7-9] Kuan Yew Cheong, Jeong Hyun Moon, Dail Eom, Hyeong Joon Kim, Wook Bahng and Nam-Kyun Kim, “Electronic Properties of Atomic-Layer-Deposited

Al<sub>2</sub>O<sub>3</sub>/Thermal-Nitrided SiO<sub>2</sub> Stacking Dielectric on 4H SiC”, *Electrochem. Solid-State Lett.* 2007 vol. 10 no. 2 H69-H71

[7-10] T. Hosoi, T. Kirino, A. Chanthaphan, Y. Uenishi, D. Ikeguchi, A. Yoshigoe, Y. Teraoka, S. Mitani, Y. Nakano, T. Nakamura, T. Shimura, H. Watanabe, “Impact of interface defect passivation on conduction band offset at SiO<sub>2</sub>/4H-SiC interface” *Mater. Sci. Forum* 717-720, pp 721-724. (2012).

[7-11] Shiro Hino, Tomohiro Hatayama, Naruhisa Miura, Tatsuo Oomori, Eisuke Tokumitsu, “Fabrication and Characterization of 4H-SiC MOSFET with MOCVD-Grown Al<sub>2</sub>O<sub>3</sub> Gate Insulator”, *Mater. Sci. Forum*, Vol. 556-557, pp. 787-790, (2007).

[7-12] Takuji Hosoi, Shuji Azumo, Yusaku Kashiwagi, Shigetoshi Hosaka, Ryota Nakamura, Shuhei Mitani, Yuki Nakano, Hirokazu Asahara, Takashi Nakamura, Tsunenobu Kimoto, Takayoshi Shimura, and Heiji Watanabe, “Performance and Reliability Improvement in SiC Power MOSFETs by Implementing ALON High-k Gate Dielectrics”, *IEDM* 12-159, (2012).

[7-13] Hirohisa Hirai and Koji Kita, "Effects of high-temperature diluted-H<sub>2</sub> annealing on effective mobility of SiC MOSFETs estimated by split capacitance–voltage technique", *Jpn. J. Appl. Phys.* 56, 111302 (2017).

## **Chapter 8**

### **8.1 Conclusion of the thesis**

### **8.2 Further Works for ALD-SiO<sub>2</sub> on SiC Power Devices**

### **8.3 Reference**

## 8.1 Conclusion of the thesis

Silicon carbide (SiC) is a promising candidate for next-generation power device semiconductor. The poor quality of thermal grown SiO<sub>2</sub>/SiC interface and difficulty to form a uniform oxide layer on trench structure make it very important to find another method for the formation of gate dielectrics for SiC power devices. In this study, ALD-SiO<sub>2</sub> has been investigated for the formation of high-quality gate dielectrics on SiC MOS-devices.

Chapter 3 investigated the deposition properties of ALD-SiO<sub>2</sub>. The precursor of Trisdimethylamino-silane (TDMAS) and oxidant of O<sub>2</sub> remote plasma has been used in ALD process to form a SiO<sub>2</sub> layer. The roughness of ALD-SiO<sub>2</sub> is as small as 0.342nm for average, which is a unique advantage over thermal grown SiO<sub>2</sub> on SiC. The breakdown field of ALD-SiO<sub>2</sub> is about 8MV/cm, comparatively good for deposition SiO<sub>2</sub>. However, high density of carbon concentration in the deposited SiO<sub>2</sub> film is one of the major concern for properties issue of ALD-SiO<sub>2</sub>.

In chapter 4, the effect of annealing process on ALD-SiO<sub>2</sub> electrical properties has been discussed. Although large flat-band voltage and hysteresis voltage for capacitors with ALD-SiO<sub>2</sub> without annealing treatment indicate that large bulk and border trap density exist in the dielectric layer and dielectric/SiC interface, a significant properties improvement has been achieved for ALD-SiO<sub>2</sub> with thermal treatment. PDA process effectively improved the electrical properties of SiC MOS-capacitor with ALD-SiO<sub>2</sub>, which should be attributed to the reduction of carbon-related defects during the annealing. PMA treatment can significantly reduce both bulk and interface defects in the ALD-SiO<sub>2</sub> gate dielectrics on SiC substrates. The out-diffusion of oxygen atoms in the gate electrode layer and in diffusion oxygen molecules from the environment is suggested to be the

source to form additional interface oxidation. SIMS analysis has demonstrated that carbon density in ALD-SiO<sub>2</sub> has been reduced significantly with PMA treatment, which may be the key for electrical properties improvement for SiC capacitor with ALD-SiO<sub>2</sub>. A SiC MOSFET using ALD-SiO<sub>2</sub> shows an electron mobility of about 12cm<sup>2</sup>/Vs with PDA and PMA treatment, which is comparatively good compared with SiC MOSFET using thermal grown SiO<sub>2</sub>.

In chapter 5 the oxidation enhancement effect of La<sub>2</sub>O<sub>3</sub> on SiC has been studied. The reaction of La<sub>2</sub>O<sub>3</sub> with SiC substrate was investigated firstly by La<sub>2</sub>O<sub>3</sub> capping annealing on SiC substrate in O<sub>2</sub> ambient. Formation of La-silicate has been confirmed by TEM image and XPS analysis. An enhanced oxidation rate that about two magnitudes higher than thermal oxidation of SiC substrate has also been found with La<sub>2</sub>O<sub>3</sub> capping annealing. Generation of radical oxygen by La-silicate should be the reason for oxidation enhancement [5-5]. However, facet dependent oxidation of SiC substrate has still occurred and La-silicate agglomerated in the grown SiO<sub>2</sub> layer. This kind of oxidation fluctuation can be suppressed by thick ALD-SiO<sub>2</sub> layer capping and thin ALD-SiO<sub>2</sub> IL insertion. The reduction of oxidation reaction by suppression of oxygen molecule and radical oxygen diffusion is considered to be the main reason for improvement of interface layer uniformity. By physical analysis of ALD-SiO<sub>2</sub> with La<sub>2</sub>O<sub>3</sub> capping after annealing, a reduction of residual C and diffusion of La atoms in ALD-SiO<sub>2</sub> has been observed, which is promising for electrical characteristics improvement for SiC MOS-device with La<sub>2</sub>O<sub>3</sub> gate dielectric.

In chapter 6, electrical properties of SiC MOS-capacitor with ALD-SiO<sub>2</sub> and thin La-silicate IL gate dielectrics has been investigated. Conductance method revealed improvement in the  $D_{it}$  and the reduction in the surface potential fluctuation with the La-

silicate IL. Moreover, two orders of magnitude reduction in the  $N_{ot}$  in the ALD-SiO<sub>2</sub> layer adjacent to the La-silicate IL was confirmed. Physical analyses have revealed the reduction in carbon impurity concentration with La-silicate IL. Also, the incorporation of La atoms in the SiO<sub>2</sub> layer adjacent to the La-silicate IL. The origin of the improvements with La-silicate IL may be attributed to these contributions.

Finally, in chapter 7 the effect of La-silicate/ALD-SiO<sub>2</sub> IL on the electrical characteristics of 4H-SiC MOS structure was investigated. Although La-silicate can enhance the elimination of C residue in ALD-SiO<sub>2</sub> layer, an increase of SiC substrate oxidation occurred at the same time and degraded quality thermal grown SiO<sub>2</sub> layer has been formed, which on the contrary degrade electrical properties. La-silicate/ALD-SiO<sub>2</sub> IL structure successfully suppress the oxidation of SiC substrate. A reduction of flat-band voltage to ideal value after PMA 5000s has been found, revealing a significant reduction in bulk trap density for SiC capacitor with La-silicate/ALD-SiO<sub>2</sub> IL. Low hysteresis reduced to 20 mV and small  $D_{it}$  of  $2.6 \times 10^{11} \text{ cm}^{-2}/\text{eV}$  reveal tremendous improvement of interface properties. A high channel electron mobility of  $16.3 \text{ cm}^2/\text{Vs}$  has been achieved for SiC MOSFET with La-silicate/IL-SiO<sub>2</sub> layer, which is superior to SiC MOSFET with ALD-SiO<sub>2</sub> gate dielectric only.

## 8.2 Further Works for ALD-SiO<sub>2</sub> on SiC Power Devices

In this study, a deposited ALD-SiO<sub>2</sub> gate dielectric on SiC MOS devices has been investigated. Although comparably good properties of deposited gate dielectric by ALD-SiO<sub>2</sub> has been obtained. Further electrical properties improvement and process modification are still necessary for maximum utilization of the advantage of SiC material.

Among those influence parameter of channel mobility, the interface trap has a significant influence on MOSFET channel mobility, which can drastically reduce the electrons in the inversion layer, and trapped electrons act as a scattering center of the electrons [8-1]. Many reports shows that the interface trap near the conduction band edge ( $E_c$ ) causes the low channel mobility in SiC MOSFETs [8-2, 8-3, 8-4]. Nitride oxide (NO, N<sub>2</sub>O) gas annealing is an effective method which can effectively reduce interface trap density ( $D_{it}$ ) near  $E_c$  [8-5]. Some other reports show that the mobility improvement by N<sub>2</sub>O gas annealing is also achievable for deposited SiO<sub>2</sub> [8-6]. For ALD-SiO<sub>2</sub> gate dielectrics on SiC, the same effect can be predicted with utilize of NO, N<sub>2</sub>O gas annealing.

Channel mobility improvement of SiC MOSFETs with ALD-SiO<sub>2</sub> may also be achieved by using alternative crystal faces of SiC. Hiroshi Yano et al. [8-7], reported 4H-SiC MOSFET fabricated on (11-20) face show a high channel mobility of 95.9 cm<sup>2</sup>/Vs, which is 5 times higher than that fabricated on (0001) face with the same process. An even higher mobility of MOSFET fabricated on (11-20) face and (1-100) face about 119 cm<sup>2</sup>/Vs has been reported with high temperature NO gas annealing [8-8]. A recent study shows that the improvement of mobility should be attributed to the significant reduction of  $D_{it}$  near the conduction band edge [8-9]. With a good understanding of the materials development, oxide reliability, and stability for these crystal faces, high mobility SiC MOSFET with ALD-SiO<sub>2</sub> can also be achieved using alternative crystal faces of SiC.

In this studies, the effect of thermal treatment like PMA and PDA on ALD-SiO<sub>2</sub> has been discussed. In particular, the oxygen molecule and radical oxygen played an important role in electrical properties improvement mechanism of ALD-SiO<sub>2</sub>. However, the effect of other gas like N<sub>2</sub> and H<sub>2</sub> has seldom been discussed in this study. In fact, N<sub>2</sub> and H<sub>2</sub> can also passivate the SiO<sub>2</sub>/SiC interface, H<sub>2</sub> has been reported to be able to passivate the  $D_{it}$  of 4H-SiC capacitor with thermal SiO<sub>2</sub> after annealing at 1000°C for 30 min [1-18], and nitridation of the interface is achievable for SiC/SiO<sub>2</sub> by N<sub>2</sub> annealing at high temperature above 1350°C [8-10]. The elucidation of interface passivation effect by other gas like N<sub>2</sub> and H<sub>2</sub> is also necessary.

For improving the electrical properties of ALD-SiO<sub>2</sub>, PMA at 950°C with a long duration of 5000 s has been used in this study. However, in the commercial manufacture, this kind of long annealing duration time may enormously increase the cost of manufactured devices. The key to electrical property improvements by PMA is to reduce the residual C by annealing, and in the meantime, create ideal reaction condition for SiC oxidation with low oxygen partial pressure. The relationship of SiC oxidation reaction with O<sub>2</sub> partial pressure and temperature is shown in figure 8.2.1. The red line in the figure shows the boundary of reaction generate CO gas and C residue. In this study, the oxygen partial pressure is suppressed by electrode capping layer in PMA. By control the electrode layer thickness and the gas ambient, the partial pressure of oxygen at the SiO<sub>2</sub>/SiC interface can also be controlled. With suitable design of the deposition and annealing process, the oxygen pressure can be enlarged and the oxidation reaction condition can be controlled under the red line in the figure at the meantime, which means that the annealing duration time can be reduced with the well-designed process. Also, the carbon concentration in ALD-SiO<sub>2</sub> can be controlled with oxygen partial pressure and annealing

temperature. During PMA treatment, although low oxygen partial pressure annealing significantly reduced the carbon density in ALD-SiO<sub>2</sub>, small ratio of SiC oxidation reaction still generate C residue during the annealing, which may prevent further reduction of C concentration in ALD-SiO<sub>2</sub> film. Since the oxidation reaction of SiC can be controlled by oxygen partial pressure and temperature (fig. 8.2.1), by further reduction of oxygen pressure and increase the annealing temperature, the reaction will more shift to the reaction that generates CO gas, which can further reduce the residual C concentration by preventing new C generation from SiC surface.





Figure 8.2.1 Oxygen partial pressure and the byproducts.

To achieve high reliability of SiC MOSFETs gate dielectric, high breakdown electric field and low leakage current is two key parameter for insulator reliability. Silicon oxynitride (SiON) is a promising candidate for gate dielectric layer on SiC with the

benefit of low leakage currents and high thermal stability [8-11]. A higher conduction band offset has been reported for SiON on SiC substrate [8-12], which could lead to more lower leakage current and reliability. For ALD-SiO<sub>2</sub> gate dielectric with La-silicate interface layer (IL), insertion of SiON IL is capable of improving dielectrics reliability. The dielectric structure is shown in figure 8.2.2. With SiON IL, reduction of leakage current can be achieved with higher band offset of SiON with SiC, Since introducing of nitrogen into silicon oxide is reported to effectively increase the dielectric constant [8-13], reduction of the electric field in dielectrics film when MOSFET at on-state can be achieved with same EOT of the insulator. Furthermore, SiON is reported to be effectively reducing the oxygen diffusion as a gas barrier [8-14], a significant reduction of SiC substrate oxidation by SiON interface layer can be predicted. The suppression of oxidation rate fluctuation on SiC can contribute to the reduction surface roughness of channel in SiC MOSFETs, which can improve the reliability of gate dielectrics on the other side.



*Figure 8.2.2 Schematic gate dielectrics stack with SiON interface layer.*

### 8.3 Reference

[8-1] N. S. Saks, and A. K. Agarwal, "Hall mobility and free electron density at the SiO<sub>2</sub>/SiC interface in 4H-SiC", Appl. Phys. Lett. 77, 3281 (2000).

[8-2] M. K. Das, B. S. Um, and J. A. Cooper, "Anomalous High Density of Interface States Near the Conduction Band in SiO<sub>2</sub>/4H-SiC MOS Devices", Mater. Sci. Forum 338–342, 1069 (2000).

[8-3] V. V. Afanas'ev, M. Bassler, G. Pensl, and M. Schulz, "Intrinsic SiC/SiO<sub>2</sub> Interface States" Phys. Stat. Sol. (a) 162, 321-337 (1997).

[8-4] Reinhold Schörrer, Peter Friedrichs, and Dethard Peters, "Detailed Investigation of N-Channel Enhancement 6H-SiC MOSFET's", IEEE Trans. Electron Devices 46, 533 (1999).

[8-5] John Rozen, Ayayi C. Ahyi, Xingguang Zhu, John R. Williams, and Leonard C. Feldman, "Scaling Between Channel Mobility and Interface State Density in SiC MOSFETs" IEEE Trans. Electron Devices, VOL. 58, NO. 11, (2011). "

[8-6] T. Kimoto et al., "Improved Dielectric and Interface Properties of 4H-SiC MOS Structures Processed by Oxide Deposition and N<sub>2</sub>O Annealing", Materials Science Forum, Vols. 527-529, pp. 987-990, (2006).

[8-7] Hiroshi Yano, Taichi Hirao, Tsunenobu Kimoto, Hiroyuki Matsunami, Katsunori Asano, and Yoshitaka Sugawara, “High Channel Mobility in Inversion Layers of 4H-SiC MOSFET’s by Utilizing (11-20) Face”, IEEE Electron Device Lett., VOL. 20, NO.12, (1999).

[8-8] Tsunenobu Kimoto and Hironori Yoshioka, “Physics of SiC MOS Interface and Development of Trench MOSFETs”, IEEE Workshop on Wide Bandgap Power Devices and Applications (WiPDA) (IEEE, 2013), pp. 135–138.

[8-9] Gerald Rescher, Gregor Pobegen, Thomas Aichinger, and Tibor Grasser, "Improved Interface Trap Density Close to the Conduction Band Edge of  $\alpha$ -Face 4H-SiC MOSFETs Revealed Using the Charge Pumping Technique", Mater. Sci. Forum, Vol. 897, pp. 143-146, (2017).

[8-10] Atthawut Chanthaphan, Takuji Hosoi, Takayoshi Shimura, and Heiji Watanabe, “Study of SiO<sub>2</sub>/4H-SiC interface nitridation by post-oxidation annealing in pure nitrogen gas”, *AIP Advances*, vol 5. 097134 (2015).

[8-11] E. S. Machlin, “Materials Science in Microelectronics: The effects of structure on properties in thin films”, Elsevier. pp. 36–47, (2005).

[8-12] T. Shirasawa, K. Hayashi, H. Yoshida, S. Mizuno, S. Tanaka, T. Muro, Y. Tamenori, Y. Harada, T. Tokushima, Y. Horikawa, E. Kobayashi, T. Kinoshita, S. Shin, T. Takahashi, Y. Ando, K. Akagi, S. Tsuneyuki, and H. Tochihara, “Atomic-layer-resolved

bandgap structure of an ultrathin oxynitride-silicon film epitaxially grown on 6H-SiC(0001)", Phys. Rev. 79, 241301 (2009).

[8-13] M. Togo, K. Watanabe, T. Yamamoto, N. Ikarashi, T. Tatsumi, H. Ono, and T. Mogami, "Electrical Properties of 1.5-nm SiON Gate-Dielectric Using Radical Oxygen and Radical Nitrogen", IEEE Trans. Electron Devices, vol.49, No. 11, (2002).

[8-14] S. Iwamori, Y. Gotoh K. Moorthi, "Characterization of silicon oxynitride gas barrier films", Vacuum, Volume 68, Issue 2, pp.113-117, (2002).

## List of publications

- [1] Y. M. Lei, H. Wakabayashi, K. Tsutsui, H. Iwai, M. Furuhashi, S. Tomohisa, S. Yamakawa, K. Kakushima, “Reduction of bulk and interface defects of atomic-layer-deposited SiO<sub>2</sub> on 4H-SiC by post metallization annealing”, Microelectronics Reliability, Vol. 84, pp. 226-229 (2018).
- [2] Y. M. Lei, H. Wakabayashi, K. Tsutsui, H. Iwai, M. Furuhashi, S. Tomohisa, S. Yamakawa, K. Kakushima, “Influence of Lanthanum Silicate Interface Layer on the Electrical Characteristics of 4H-SiC Metal-oxide-semiconductor Capacitors with Atomic Layer Deposited SiO<sub>2</sub> Gate Dielectrics”, Microelectronics Reliability, Vol. 84, pp. 248-252 (2018).

## International conferences

- [1] Y. M. Lei, S. Munekiyo, T. Kawanago, K. Kakushima, K. Kataoka, H. Wakabayashi, K. Tsutsui, K. Natori, H. Iwai, “Enhanced Oxidation of SiC Substrates using La<sub>2</sub>O<sub>3</sub> Capped Annealing and a Proposal for Uniform LaSiON Gate Dielectric Formation, WiPDA 2014, oct. 13-15, p110-113,.
- [2] Y. M. Lei, T. Kaneko, H. Wakabayashi, K. Tsutsui, H. Iwai, K. Kakushima, M. Furuhashi, S. Tomohisa, and S. Yamakawa, “Influence of Interface ALD-SiO<sub>2</sub> Layer for Lanthanum Silicate Gate Dielectrics for 4H-SiC MOS Capacitors”, SISC 2016, Dec 7-10, 11.16

## **Acknowledgment**

First of all, I would like to express my gratitude to my supervisor Prof. Kuniyuki Kakushima for his kind advice on my study. I also appreciate his effort on my conference application and life guidance when I lived in Japan.

I am also grateful to Prof. Kazuo Tsutsui, Prof. Hiroshi Iwai, Prof. Hitoshi Wakabayashi, for their great suggestions on my research and manipulation of experiment devices.

I am really grateful to my laboratory students, in particular, Shu Munekiyo, Yoshinori Nakamura, Masaaki Motoki, Hiroshi Oomine, Jiang Ning Chen, Hiroki Hasegawa, Mari Okamoto. I truly appreciate your help on my study and your kindly treatment of a foreigner like me.

I would also like to thank secretaries to Prof. Tsutsui, Ms. Terumi Kawashima and Ms. Masako Nishizawa, for their kind support on my student life and document filing.

I also appreciate continuous technological supports from Dr. Masayuki Furuhashi and Mr. Shingo Tomohisa with Mitsubishi Electric Corporation.

I would like to thank my mother and my wife, who has been supporting me and have encouraged me for numerous times.

Sincerely thank all the people who have help me, thank you.

**Lei Yiming**

**May 2018**