

論文 / 著書情報
Article / Book Information

題目(和文)	SiC MOSFET用の希土類ゲート絶縁膜に関する研究
Title(English)	A Study on Rare Earth Gate Dielectrics for SiC MOSFET
著者(和文)	宋禎漢
Author(English)	Jinhan Song
出典(和文)	学位:博士(工学), 学位授与機関:東京工業大学, 報告番号:甲第11929号, 授与年月日:2021年3月26日, 学位の種別:課程博士, 審査員:角嶋 邦之,筒井 一生,若林 整,渡辺 正裕,飯野 裕明,岩井 洋,喜多 浩之
Citation(English)	Degree:Doctor (Engineering), Conferring organization: Tokyo Institute of Technology, Report number:甲第11929号, Conferred date:2021/3/26, Degree Type:Course doctor, Examiner:,,,,,,
学位種別(和文)	博士論文
Category(English)	Doctoral Thesis
種別(和文)	論文要旨
Type(English)	Summary

論文要旨

THESIS SUMMARY

系・コース :	電気電子	系
Department of, Graduate major in	電気電子	コース
学生氏名 :	宋 禎漢	
Student's Name		

申請学位 (専攻分野) :	博士	(工学)
Academic Degree Requested	Doctor of	
指導教員 (主) :	角嶋 邦之	
Academic Supervisor(main)		
指導教員 (副) :		
Academic Supervisor(sub)		

要旨 (英文 800 語程度)

Thesis Summary (approx.800 English Words)

Silicon carbide (SiC) is a promising candidate for high efficiency power device application. However, SiC metal-oxide-semiconductor field-effect transistor (MOSFET) using thermally grown silicon dioxide (SiO₂) as gate dielectrics suffer from degraded mobility as well as the reliability issues in threshold voltage (V_{th}). Various process technologies have been proposed to recover the degraded mobility so far. However, the negative shift in the V_{th} was enhanced by these processes. Insertion of rare earth oxide gate dielectrics has been reported to achieve both high mobility as well as high V_{th} at the same time. As the basic mechanism is not fully understood, further research on rare earth oxide gate dielectrics for SiC power devices is mandatory.

As the thermally grown interface structure seems to be origin of the degradation in mobility and the negative shift in the V_{th} , complete inhibition of the surface SiC oxidation or different surface SiC oxidizing process might be used to solve the problem. Therefore, in this study, as rare earth materials, yttrium-silicate (Y-silicate) and cerium oxide (CeO_x) dielectrics for SiC metal-oxide-semiconductor (MOS) capacitors and MOS field-effect transistors (MOSFET) have been investigated based on physical and electrical analyses. Coating with Y-silicate is known to protect the SiC surface from oxidation, thus preserving the initial surface after gate stack formation. On the other hand, CeO_x is known to oxidize the surface by means of radical oxygen species, expecting different type of interface structure.

A thermal stability of the Y-silicate interface layer with a thickness of 0.6 nm has been confirmed at 1000°C annealing. A lower interface state density (D_{it}) is lower, and a higher peak mobility of 19 cm²/Vs with a high V_{th} of 4.2 V has been obtained compared to a deposited-SiO₂ with the same process. Although limited improvements were obtained, initial surface treatment might further enhance the properties.

On the other hand, CeO_x interface layer has showed its thermal stability up to 1100°C process temperature. A high peak mobility of 54 cm²/Vs with a V_{th} of 2.3 V has been obtained with the CeO_x interface layer, both higher than high-temperature NO-processed MOSFETs. Although there exists hysteresis in the gate voltage swing, the interface formation by means of CeO_x layer might be the key to forming the interface structure.

By stacking the rare earth gate dielectrics, namely CeO_x/Y-silicate or Y-silicate/CeO_x, a slight degraded mobility compared to CeO_x interface layer was obtained. However, the V_{th}

showed a higher value, keeping the role of both gate dielectrics.

In conclusion, the effect of rare earth oxide interface layers for gate dielectric on SiC to the mobility and the V_{th} has been experimentally investigated. Suppression of the surface SiC oxidation by Y-silicate layer leads to the suppression of the negative shift in V_{th} with slight mobility recovery. CeO_x interface layer improves the mobility over $50\text{ cm}^2/Vs$ with suppression of negative V_{th} shift. The obtained results give insights and guideline to the interface formation structure for SiC MOSFET processes.

備考：論文要旨は、和文 2000 字と英文 300 語を 1 部ずつ提出するか、もしくは英文 800 語を 1 部提出してください。

Note: Thesis Summary should be submitted in either a copy of 2000 Japanese Characters and 300 Words (English) or 1 copy of 800 Words (English).

注意：論文要旨は、東工大リサーチリポジトリ(T2R2)にてインターネット公表されますので、公表可能な範囲の内容で作成してください。

Attention: Thesis Summary will be published on Tokyo Tech Research Repository Website (T2R2).