

論文 / 著書情報
Article / Book Information

題目(和文)	
Title(English)	A study on the threshold voltage control of MFSFET with ferroelectric nondoped HfO2 gate insulator for analog memory applications
著者(和文)	シン ジュンウォン
Author(English)	Joong-Won Shin
出典(和文)	学位:博士(工学), 学位授与機関:東京工業大学, 報告番号:甲第12382号, 授与年月日:2023年3月26日, 学位の種別:課程博士, 審査員:大見 俊一郎,筒井 一生,舟窪 浩,渡辺 正裕,飯野 裕明,右田 真司
Citation(English)	Degree:Doctor (Engineering), Conferring organization: Tokyo Institute of Technology, Report number:甲第12382号, Conferred date:2023/3/26, Degree Type:Course doctor, Examiner:,,,,,
学位種別(和文)	博士論文
Category(English)	Doctoral Thesis
種別(和文)	論文要旨
Type(English)	Summary

論文要旨

THESIS SUMMARY

系・コース： Department of, Graduate major in	電気電子 電気電子	系 コース	申請学位（専攻分野）： Academic Degree Requested	博士 Doctor of	（ 工学 ）
学生氏名： Student's Name	Joong-Won Shin		指導教員（主）： Academic Supervisor(main)	大見 俊一郎	
			指導教員（副）： Academic Supervisor(sub)		

要旨（英文 800 語程度）

Thesis Summary (approx.800 English Words)

Nonvolatile memories (NVMs) have been investigated for analog memory applications which require high-speed and low-power consumption. Recently, metal-ferroelectric-semiconductor field-effect-transistors (MFSFETs) are attracting much interest for analog memory applications due to its high-speed and low-voltage operation. Ferroelectric HfO₂ films have been investigated for MFSFET due to its scalability and Si compatibility. Although the doping has been generally used to induce the ferroelectric phases of HfO₂ film, it requires high-temperature crystallization annealing which leads to thick interfacial SiO₂ formation between HfO₂ film and Si substrates. It causes the depolarization field and consequently leads to the degradation of the retention characteristic of MFSFET. On the other hand, ferroelectric nondoped HfO₂ (FeND-HfO₂) thin films have been investigated for MFSFET application with its low-temperature process and threshold voltage (V_{TH}) controllability. Previously, MFSFET with 10-nm-thick FeND-HfO₂ gate insulator was realized by controlling the oxygen concentration during the reactive sputtering with Hf target. The memory window (MW) of 1.2 V was obtained by Pt gate electrode and post-metallization annealing (PMA) process. Meanwhile, further scaling of FeND-HfO₂ film thickness below 10 nm is necessary for high-speed and low-voltage operation. However, MFSFET with 5-nm-thick FeND-HfO₂ has not been realized due to an issue of leakage current of FeND-HfO₂ film below 10 nm. In this dissertation, the process conditions for thinner FeND-HfO₂ film formation below 10 nm were investigated. Then, the V_{TH} control of MFSFET with 5-nm-thick FeND-HfO₂ gate insulator was examined for analog memory applications.

RF magnetron sputtering system was utilized for the deposition of 5-nm-thick FeND-HfO₂ gate insulator and the Pt gate electrode. MFSFETs were fabricated with the conventional gate-last process. After the channel stop and source/drain (S/D) region formation, 5-nm-thick FeND-HfO₂ films were deposited by reactive sputtering with Kr/O₂ gas flow ratio of 2.0/0.2 sccm and the sputtering power of 40–60 W at room temperature (RT). Then, 20-nm-thick Pt films were in-situ deposited using Ar or Kr gas flow rate of 4.4 sccm with the sputtering power of 30–80 W. After the S/D contacts formation by etching the Pt electrodes utilizing aqua regia, the PMA process was carried out at 500 °C for 30 s in N₂ ambient. Gate length (L) and width (W) were 3–10/15–90 μ m, respectively.

First, the importance of plasma damage reduction for Pt gate electrode and FeND-HfO₂ below 10 nm was investigated. The ferroelectric properties of MFS diodes were investigated as the

sputtering power for Pt deposition was changed from 30 W to 80 W. The highest leakage current density of 1.5×10^{-7} A/cm² at V_G of -1.5 V was observed in case of the conventional condition of 80 W for Pt electrode deposition, while it was decreased to 2.8×10^{-8} A/cm² in case of 40 W. Next, the sputtering power of 50 W for 5-nm-thick FeND-HfO₂ film formation was the most effective to reduce the leakage current, and the lowest leakage current of 1.2×10^{-8} A/cm² was obtained at V_G of -1.5 V. Furthermore, the highest remanent polarization ($2P_r$) of 4.5 μ C/cm² was observed in P-V characteristics due to the reduction of leakage current and the improvement of crystallinity. Therefore, plasma damage reduction was effective to improve the ferroelectric property of MFS diode with the improvement of interface property and the quality of 5-nm-thick FeND-HfO₂ film.

Next, MFSFETs with 5-nm-thick FeND-HfO₂ gate insulator were fabricated utilizing the optimized conditions, and the device characteristics were examined. The etching time for gate region formation was precisely controlled because the deposition rate and etching rate of Pt electrode strongly depended on the sputtering conditions. In I_D - V_G characteristics of MFSFET with 5-nm-thick FeND-HfO₂ gate insulator, counterclockwise hysteresis loops were observed indicating the ferroelectric property with the V_G sweep range of ± 1.5 V and the sweep rate of 0.24 V/s. Kr-plasma sputtering was effective to improve the ferroelectric property of MFSFET ($L/W=3/15$ μ m) with the MW of 0.58 V with the program/erase (P/E) pulses of -5/5 V, 100 ms. Furthermore, the MW of 0.3 V was obtained with shorter P/E pulses of -5/5 V, 100 ns. The memory characteristic was expected to be maintained over 10 years of retention time with the erase/program current ratio (I_{ERS}/I_{PRG}) of 7.2×10^3 by Kr-plasma sputtering. The lowest noise spectral density (S_{ID}) of 1.4×10^{-17} A²/Hz was shown in MFSFET ($L/W=3/15$ μ m) at the frequency of 10 Hz. Therefore, the plasma damage reduction was effective to reduce the gate leakage current and to improve the memory characteristic of MFSFET with FeND-HfO₂ below 10 nm.

Finally, the V_{TH} control of MFSFET with 5-nm-thick FeND-HfO₂ gate insulator was investigated for analog memory applications. The V_{TH} of MFSFET was controlled with the number of input pulses. The input pulses were changed as 1–5 V for 100 ns–1 ms. The V_{TH} of MFSFET was controllable as the number of identical erase pulses of 5 V/100 ns was changed from 1 to 10^4 . The V_{TH} shift (ΔV_{TH}) of 0.24 V was observed with the erase pulse of 5 V/100 ns, and the largest ΔV_{TH} of 0.34 V was obtained with the erase pulse number of 10^4 which corresponds to 1 ms.

In conclusion, the MFSFET with 5-nm-thick FeND-HfO₂ gate insulator and Pt gate electrode was realized with decreasing the plasma damage for analog memory application. The reduction of plasma damage was effective to improve the ferroelectric property of MFSFET with 5-nm-thick FeND-HfO₂ gate insulator, and the V_{TH} control of MFSFET was realized by input operation. Therefore, it is promising to realize high-speed and low-voltage operation of MFSFETs for analog memory application.

備考：論文要旨は、和文 2000 字と英文 300 語を 1 部ずつ提出するか、もしくは英文 800 語を 1 部提出してください。

Note：Thesis Summary should be submitted in either a copy of 2000 Japanese Characters and 300 Words (English) or 1 copy of 800 Words (English).

注意：論文要旨は、東工大リサーチリポジトリ(T2R2)にてインターネット公表されますので、公表可能な範囲の内容で作成してください。

Attention: Thesis Summary will be published on Tokyo Tech Research Repository Website (T2R2).