"Jaehoon Yu","Interconnect Delay Analysis for RRAM Crossbar Based FPGA","2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)",,,,,"pp. 522-527",2018,July