Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Tokyo Tech
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
English:
A Low-Latency and High-Power-Efficient On-Chip LVDS Transmission Line Interconnect for an RC Interconnect Alternative
Author
Japanese:
伊藤 浩之
, Junki Seita,
石井 隆宏
, Hideyuki Sugita,
岡田 健一
,
益 一哉
.
English:
Hiroyuki Ito
, Junki Seita,
Takahiro Ishii
, Hideyuki Sugita,
Kenichi Okada
,
Kazuya Masu
.
Language
English
Journal/Book name
Japanese:
English:
Volume, Number, Page
pp. 193-195
Published date
June 2007
Publisher
Japanese:
English:
Conference name
Japanese:
English:
IEEE International Interconnect Technology Conference (IITC)
Conference site
Japanese:
English:
San Francisco
©2007
Tokyo Institute of Technology All rights reserved.