Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Tokyo Tech
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
English:
Performance evaluation of parallel applications on next generation memory architecture with power-aware paging method
Author
Japanese:
Yuto Hosogaya,
遠藤敏夫
,
松岡聡
.
English:
Yuto Hosogaya,
Toshio Endo
,
Satoshi Matsuoka
.
Language
English
Journal/Book name
Japanese:
English:
The Fourth Workshop on High-Performance, Power-Aware Computing (HPPAC), in conjunction with IEEE IPDPS 2008
Volume, Number, Page
pp. 8pages-
Published date
Apr. 2008
Publisher
Japanese:
English:
Conference name
Japanese:
English:
The Fourth Workshop on High-Performance
Conference site
Japanese:
English:
Miami, USA
DOI
https://doi.org/10.1109/IPDPS.2008.4536222
©2007
Tokyo Institute of Technology All rights reserved.