Japanese
Home
Search
Horizontal Search
Publication Search
( Advanced Search )
Patent Search
( Advanced Search )
Research Highlight Search
( Advanced Search )
Researcher Search
Search by Organization
Support
FAQ
T2R2 User Registration
Doctoral thesis registration
Support/Contact
About T2R2
What's T2R2?
Operation Guidance
Leaflets
About file disclosure
Related Links
Science Tokyo
STAR Search
NII IR Program
Home
>
Help
Publication Information
Title
Japanese:
CMOS集積回路による分周器を用いない低ジッタクロック発生器の研究
English:
A Study of Low-Jitter Divider-Less CMOS Clock Generators
Author
Japanese:
ARAVIND THARAYIL NARAYANAN
.
English:
ARAVIND THARAYIL NARAYANAN
.
Type
Type:
Thesis (Ph.D.)
Country:
Japan
Language
English
Organization name
Tokyo Institute of Technology
Report number
甲第10564号
Conferred date
2017/03/26
Judge
©2007
Institute of Science Tokyo All rights reserved.