Home >

news Help

Publication Information


Title
Japanese: 
English:A DC Fault Ride-Through Control of Half-Bridge MMCs for the HVDC Grid with DC Circuit Breakers 
Author
Japanese: 千葉 惇史, 佐野 憲一朗, 児山 裕史, 関口 慧, 石黒 崇裕, 鈴木 大地.  
English: Atsushi Chiba, Kenichiro Sano, Yushi Koyama, Kei Sekiguchi, Takahiro Ishiguro, Daichi Suzuki.  
Language English 
Journal/Book name
Japanese: 
English:IEEJ Journal of Industry Applications 
Volume, Number, Page vol. 12    no. 3   
Published date May 2023 
Publisher
Japanese: 
English: 
Conference name
Japanese: 
English: 
Conference site
Japanese: 
English: 
Official URL https://www.jstage.jst.go.jp/article/ieejjia/12/3/12_22006950/_article/-char/ja
 
DOI https://doi.org/10.1541/ieejjia.22006950
Abstract Operation delay of DC circuit breakers causes a voltage sag of several milliseconds in high-voltage DC (HVDC) grids. The DC voltage sag can cause an overcurrent in the DC side of the modular multilevel converter (MMC), resulting in halting the MMC. This study investigates a method to facilitate continuous operation of the half-bridge MMC during a DC voltage sag. The proposed method performs feedback control of the DC current during DC voltage sags by decreasing the DC and AC voltages of the half-bridge MMC. When the method is applied to symmetrical monopole HVDC systems, the MMC can maintain both its DC and AC currents within the rated range during the voltage sag caused by pole-to-ground faults. Simulation results obtained by a three-terminal HVDC grid verify the DC fault ride-through capability of the half-bridge MMC.

©2007 Tokyo Institute of Technology All rights reserved.