The increasingly highly doped, conductive substrates resulting in lossy
on-chip passive components is one of the main drawbacks of standard CMOS processes
which worsens with moving toward higher frequencies like 60 GHz. In this paper, a
solution will be given based on WLP (Wafer Level Packaging) technology.
Furthermore, the CMOS inductor and transformer design at 60 GHz is discussed.
各種検索
サポート
ヘルプ