International Conference (Reviewed)

• Dingxin Xu, Zezheng Liu, Yifeng Kuai, Hongye Huang, Yuncheng Zhang, Zheng Sun, Bangan Liu, Wenqian Wang, Yuang Xiong, Junjun Qiu, Waleed Madany, Yi Zhang, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada. A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated Jitter, IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2024.

Domestic Conference (Not reviewed / Unknown)

• Waleed Mahmoud Mohamed Madany, Hongye Huang, Bangan Liu, Atsushi Shirane, Kenichi Okada. A Fully Synthesizable DPLL for Spread Spectrum Clock Generation, 電子情報通信学会 総合大会, Mar. 2024.

[ Save as BibTeX ]    [ Paper, Presentations, Books, Others, Degrees: Save as CSV ]    [ Patents: Save as CSV ]