董鋭冰研究業績一覧 | T2R2 東京科学大学リサーチリポジトリ

Home > 研究者情報 > 董鋭冰 > 研究業績一覧

董鋭冰研究業績一覧 (25件)

論文

Shinsuke Hara, Ruibing Dong, Sangyeop Lee, Kyoya Takano, Naoya Toshida, Akifumi Kasamatsu, Kunio Sakakibara, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima. A 76-Gbit/s 265-GHz CMOS receiver with WR-3.4 waveguide interface, IEEE Journal of Solid-State Circuits, July 2022.
Yohei MORISHITA, Sangyeop LEE, Toshihiro TERAOKA, Ruibing DONG, Yuichi KASHINO, Hitoshi ASANO, Shinsuke HARA, Kyoya TAKANO, Kosuke KATAYAMA, Takenori SAKAMOTO, Naganori SHIRAKATA, Koji TAKINAMI, Kazuaki TAKAHASHI, Akifumi KASAMATSU, Takeshi YOSHIDA, Shuhei AMAKAWA, Minoru FUJISHIMA. 300-GHz-band OFDM video transmission with CMOS TX/RX modules and 40 dBi Cassegrain antenna toward 6G, IEICE Transactions on Electronics, Vol. E104.C, No. 10, pp. 576-586, Oct. 2021.
Sangyeop Lee, Shinsuke Hara, Takeshi Yoshida, Shuhei Amakawa, Ruibing Dong, Akifumi Kasamatsu, Junji Sato, Minoru Fujishima. An 80-Gb/s 300-GHz-band single-chip CMOS transceiver, IEEE Journal of Solid-State Circuits, vol. 54, no. 12, pp. 3577-3588, Dec. 2019.
Sho Ikeda, Hiroyuki Ito, Akifumi Kasamatsu, Yosuke Ishikawa, Takayoshi Obara, Naoki Noguchi, Koji Kamisuki, Yao Jiyang, Shinsuke Hara, Dong Ruibing, Shiro Dosho, Noboru Ishihara, Kazuya Masu. A -244-dB FOM High-Frequency Piezoelectric Resonator-Based Cascaded Fractional-N PLL With Sub-ppb-Order Channel-Adjusting Technique, IEEE Journal of Solid-State Circuits, IEEE, Jan. 2017.

国際会議発表 (査読有り)

Shinsuke Hara, Ruibing Dong, Sangyeop Lee, Kyoya Takano, Naoya Toshida, Satoru Tanoi, Mohamed H. Mubarak, Norihiko Sekine, Issei Watanabe, Akifumi Kasamatsu, Kunio Sakakibara, Shunichi Kubo, Satoshi Miura, Yohtaro Umeda, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima. A 76-Gbit/s 265-GHz CMOS receiver, IEEE IEEE Asian Solid-State Circuits Conference, Nov. 2021.
Sangyeop Lee, Shinsuke Hara, Ruibing Dong, Kyoya Takano, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. A 272-GHz CMOS Analog BPSK/QPSK Demodulator for IEEE 802.15.3d, IEEE European Solid-State Circuits Conference, Sept. 2021.
Toyoyuki Hagiwara, Natsu Yamaki, Koki Sekine, Hajime Sakai, Kenta Sahara, Kyoya Takano, Shinsuke Hara, Sangyeop Lee, Ruibing Dong, Satoru Tanoi, Shunichi Kubo, Satoshi Miura, Akifumi Kasamatsu, Takeshi Yoshida, Shuhei Amakawa, Kunio Sakakibara, Yohtaro Umeda, Minoru Fujishima. A 258-GHz CMOS transmitter with phase-shifting architecture for phased-array systems, IEEE MTT-S International Microwave Symposium, June 2021.
Sangyeop Lee, Ruibing Dong, Shinsuke Hara, Kyoya Takano, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. A 6-mW-DC-power 300-GHz CMOS receiver for near-field wireless communications, IEEE MTT-S International Microwave Symposium, June 2019.
Sangyeop Lee, Kyoya Takano, Shinsuke Hara, Ruibing Dong, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. A-40-dBc integrated-phase-noise 45-GHz sub-sampling PLL with 3.9-dBm output and 2.1% DC-to-RF efficiency, IEEE Radio Frequency Integrated Circuits Symposium, June 2019.
Sangyeop Lee, Ruibing Dong, Shinsuke Hara, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. 300-GHz wireless data transmission system with low-SNR CMOS RF front end, Global Symposium on Millimeter Waves, May 2019.
Sangyeop Lee, Ruibing Dong, Takeshi Yoshida, Shuhei Amakawa, Shinsuke Hara, Akifumi Kasamatsu, Junji Sato, Minoru Fujishima. An 80Gb/s 300GHz-band single-chip CMOS transceiver, IEEE International Solid-State Circuits Conference, Feb. 2019.
Shuhei Amakawa, Atsushi Takeshige, Shinsuke Hara, Ruibing Dong, Sangyeop Lee, Takeshi Yoshida, Minoru Fujishima, Kazuya Masu, Hiroyuki Ito. Causal characteristic impedance determination using calibration comparison and propagation constant, IEEE ARFTG Microwave Measurement Conference, Jan. 2019.
Sangyeop Lee, Kyoya Takano, Ruibing Dong, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. A 37-GHz-input divide-by-36 injection-locked frequency divider with 1.6-GHz lock range, IEEE Asian Solid-State Circuits Conference, Nov. 2018.
Shinsuke Hara, Kyoya Takano, Kosuke Katayama, Ruibing Dong, Sangyeop Lee, Issei Watanabe, Norihiko Sekine, Akifumi Kasamatsu, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima. 300-GHz CMOS transceiver for terahertz wireless communication,, IEEE Asia-Pacific Microwave Conference, Nov. 2018.
Kyoya Takano, Ruibing Dong, Sangyeop Lee, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. A 239-315 GHz CMOS frequency doubler designed by using a small-signal harmonic model, IEEE European Microwave Integrated Circuits Conference, Sept. 2018.
Ruibing Dong, Kosuke Katayama, Kyoya Takano, Sangyeop Lee, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. 79–85GHz CMOS amplifier with 0.35 V supply voltage, IEEE European Microwave Integrated Circuits Conference, Sept. 2018.
Shuhei Amakawa, Sangyeop Lee, Kyoya Takano, Ruibing Dong, Shuhei Amakawa, Takeshi Yoshida, Minoru Fujishima. A 300-μW K-band oscillator with high-Q open-stub capacitor in 55-nm CMOS DDC, IEEE International Symposium on Frequency Integration Technology, Aug. 2018.
Yosuke Ishikawa, Sho Ikeda, Hiroyuki Ito, Akifumi Kasamatsu, Takayoshi Obara, Naoki Noguchi, Koji Kamisuki, Yao Jiyang, Shinsuke Hara, Dong Ruibing, Shiro Dosho, Noboru Ishihara, Kazuya Masu. Design of high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique, Design Automation Conference (ASP-DAC), 2017 22nd Asia and South Pacific, IEEE, Feb. 2017.
Sho Ikeda, Hiroyuki Ito, Akifumi Kasamatsu, Yosuke Ishikawa, Takayoshi Obara, Naoki Noguchi, Koji Kamisuki, Yao Jiyang, Shinsuke Hara, Ruibing Dong, Shiro Dosho, Noboru Ishihara, Kazuya Masu. An 8.865-GHz -244dB-FOM High-Frequency Piezoelectric Resonator-Based Cascaded Fractional-N PLL with Sub-ppb-Order Channel Adjusting Technique, 2016 Symposium on VLSI Circuits, p. 234-235, June 2016. 公式リンク

国内会議発表 (査読なし・不明)

李尚曄, 董鋭冰, 原紳介, 高野恭弥, 天川修平, 吉田毅, 藤島実. 300-GHz wireless data transmission system with low-SNR CMOS RF front end, 電子情報通信学会マイクロ波研究会, Dec. 2019.
原紳介, 董鋭冰, 松本敦, 笠松章史, 伊藤浩之, 関根かをり, 成瀬誠. 超高速意思決定に向けたシリコンCMOS高速履歴記憶の回路設計, 第80回応用物理学会秋季学術講演会, Sept. 2019.
天川修平, 李尚曄, 高野恭弥, 董鋭冰, 天川修平, 吉田毅, 藤島実. A 37-GHz-Input Divide-by-36 Injection-Locked Frequency Divider with 1.6-GHz Lock Range, A-SSCC 2018国内報告会, Dec. 2018.
池田翔, 伊藤浩之, 笠松章史, 石川洋介, 小原崇義, 野口直記, 紙透航志, ヨジヨン, 原紳介, 董鋭冰, 道正志郎, 石原昇, 益一哉. 高周波圧電振動子とサブppb オーダーのチャンネル調整技術を用いたカスケードPLL, 電子情報通信学会ソサイエティ大会, p. 56, Sept. 2016.
石川洋介, 池田翔, 伊藤浩之, 笠松章史, 小原崇義, 野口直記, 紙透航志, ヨジヨン, 原紳介, 董鋭冰, 道正志郎, 石原昇, 益一哉. 高周波信号を基準とする8.865-GHz PLLの低消費電力化技術の検討, 電子情報通信学会ソサイエティ大会, p. 57, Sept. 2016.
池田翔, 伊藤浩之, 笠松章史, 石川洋介, 小原崇義, 野口直記, 紙透航志, Yao Jiyang, 原紳介, 董鋭冰, 道正志郎, 石原昇, 益一哉. An 8.865-GHz -244dB-FOM High-Frequency Piezoelectric Resonator-Based Cascaded Fractional-N PLL with Sub-ppb-Order Channel Adjusting Technique, Symposium on VLSI Circuits 2016報告会, June 2016. 公式リンク

[ BibTeX 形式で保存 ] [ 論文・著書をCSV形式で保存 ] [ 特許をCSV形式で保存 ]

©2007 Institute of Science Tokyo All rights reserved.